Addressing Modes
The MPU6800 microprocessor has five addressing modes available to the programmer.

1. Immediate:

In this mode of addressing, the operand is contained in the next memory location. For example, to execute a "load accumulator with the hex number 55" instruction, it would look like this in memory.

| Memory Location | Binary Contents |  | Hex Contents |
| :---: | :--- | :--- | :--- |
| 100 | 10000110 | 86 (LDA A IMM) |  |
| 101 | 01010101 | 55 (DATA) |  |

86 (in hex) is the LDA $A$ immed. instruction. 55 (in hex) is the data. The result after the above is the hex number 55 has been loaded into the A accumulator.
2. Direct: In this mode of addressing the address of the operand is contained in the next memory location. This enables one to directly address the first 256 bytes of memory $(0-255=256$ Bytes). As an example, to load accumulator A with the contents of address 67 (in hex), consecutive memory locations would look like this.


PROG-2
3. Extended:
4. Indexed:

This mode of addressing is used to address memory locations above 255. In this mode of addressing, the next memory location contains the higher order 8 bits of the address, and the 2 nd memory location contains the lower order 8 bits of the address. For example, to load the A accumulator with the contents of memory location hex 4057, the consecutive memory locations would look like this.

| Memory Location | Binary Contents |  |
| :---: | :--- | :--- |
| 100 | 10110110 | Hex Contents |
| 101 | 01000000 | 40 (ADDR HIGH) |
| 102 | 01010111 | 57 (ADDR LOW) |

B6(in hex) is the LDA EXT instruction. 40 (in hex) is the most significant half of the address where the data is stored and 57 (in hex) is the least significant half of the address where the data is stored. After the above execution, whatever is in location 4057 will be loaded into accumulator A.

In-this mode of addressing, the address contained in the next memory location is added to the contents of the index registers lower 8 bits to form a new "effective address". If there was a carry, it is added to the upper 8 bits of the index register. The new "effective address" is the location in memory which contains the operand. The "effective address" is held in a temporary address register such that the contents of the index register are not destroyed. As an example, if the index register contains hex 14, and a load accumulator A from hex location 21 indexed by the contents of the index register is executed,
the address of 21 (located in the next memory location) is added to the contents of the index register (14) to form a new "effective address" of hex 35.

| $\frac{\text { Memory Location }}{}$ |  | Binary Contents |
| :---: | :--- | :--- |
| 100 | 10100110 |  |
| 101 | 00100001 | A 6 (LDA A Indexed) |
|  | 21 |  |

A6(in hex) is the LDA INDEXED instruction.
21 (in hex) contains part of the address of the instruction. To the address of 21 must be added the contents of the index register to form a new "effective address" hex of $35(21+14)$. After the above execution, the contents of memory location hex 35 will be loaded into accumulator A.
5. Relative: In this mode of addressing, program control is transferred to someplace other than the next sequential memory location. Transfer in this mode, is limited to 125 memory locations back from the present location or 129 locations ahead of the present location. Since this is a 2 byte instruction in that it takes two memory locations, transfer is always referenced from the next instruction which the MPU would execute if it did not transfer control (or relative to the present count of the program counter). All transfers back from the present location are given in 2's complement (represented in hex) from the (present location +0002 ).

All transfers forward are given in the actual count forward from (the present memory location +0002 ) to the memory location where program control is transferred. The actual
count forward is given in straight binary (represented in hex).

TRANSFER FORWARD FROM PRESENT LOCATION
Assume it is desired to branch from the present location at $0100+0002$
(in hex) to location 0147 (in hex). First, it should be verified that the branch is not beyond the allowable range of 199 locations from the present location. 45 (in hex) $=5 \times 16^{\circ}+4 \times 16^{\prime}=5+64-69$ (decimal) Therefore 45 hex is within our allowable range. At memory location 0100, a BRA instruction is stored. Memory location 0101 contains the count of memory locations which will be branched over starting from 0102.

| Final Destination | $=0147$ |
| :--- | :--- |
| Present Location +0002 | $=\underline{0102}$ |
| Number of Locations to Branch over | $=45$ |


| $\frac{\text { Memory Location }}{l n}$ |  | $\frac{\text { Binary Contents Contents }}{}$ |
| :---: | :--- | :--- |
| 100 | 00100000 | 20 (BRA) |
| 101 | 01000101 | 45 (No. of locations to branch over) |

20 (in hex) is the BRA (Branch Always) instruction.
45 (in hex) is the number of locations which will be branched over starting with 0102 Therefore, the next instruction the MPU will execute will be located at $102+$ 45 or hex location 0147.

## TRANSFER SACK FROM PRESENT LOCATION

Assume it is desired to branch from the present location of 0100 back to memory location 0090. This is accomplished in a similar manner as the forward branch, except the number of locations is given in 2's complement (represented in hex) from the present location +0002 . The 2's complement form places a 1 in bit 8 which, in effect tells the processor to branch back rather than forward.

| Present Location +0002 | $=0102$ |
| :--- | :--- |
| Final Destination | $=\underline{0090}$ |
| Number of Locations to Branch back over | $=72$ |
| Number of Locations to Branch back over | $=01110010$ (72 hex) |
| 1's complement | $=10001101$ |
| $2 ' s$ complement | $=10001110$ (8E) |


| Memory Location | Binary Contents |  |
| :---: | :--- | :--- |
| 100 | 00100000 | 20 (BRA) Contents |
| 101 | 10001110 | $8 E$ (No. of locations to branch back |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |

20 (in hex) is the BRA (Branch Always) instruction. 8E is the number of locations (in 2's complement) which will be branched back over starting from 0102. (present location +0002 which is the count in the program counter). Therefore, the next instruction the MPU will execute will be located at memory location 0090 (hex)

Sample Program


```
FOH4 OE:SO FHEHI% OS% EOR4
100 HAM SAMF
105 DFG10
110 TEMF FME 1
130 LDA A :ES
140 LIF E :55
150 ABA
160 LDH B :$SE
170 HEH
180 LINF E :OE1
190 FEA
EOO ETA A TEMF
EOS EHI
REFIY'
FOLT:MFGESM,MODI
```



```
                                    MNEMONIC CODING
# INDICATES IMMEDIATE
MFEFSM
                    09:31
                        05%974
```


EOF'YEIGHT 1974 EY MOTOFOLF IPHE

EMTEF I I FILEMFME
$\because \mathrm{EDH} 4$
----

GMEDL THELE
TEMF ODOA
EHTER SI FILEHAME
$\because$ EDF
ERPLN:

```
FUNTING TIME: 9.1 SECS IV TIME : G.E SECS
```

Sample Program：Loading and Storing Data

Write a program for the following sequence．
1．Begin with data 7 F and load it into the $A$ accumulator then store the data in memory location 50.

2．From location 50，load the data into the B accumulator then store it extended in memory location 0113.

3．Reload data into the A accumulator from the extended memory location and store the data in location 6 A then Jump back to the beginning．

Assume this program will be used in a microcomputer system with Hex Ram addresses 000 through 200 （ 512 bytes）and ROM addresses 800 through FFF（2048 bytes）．All numbers are in Hex relation．

Source Program
EIM1 $12: 09 E T$ OEVG75

| 100 | HFM LTE： |  |
| :---: | :---: | :---: |
| 101 | DFT MEM |  |
| 10 E | DFEG SEA |  |
| 103 | TEMF FME 1 |  |
| 105 | DF：G xobug |  |
| 110 | STHET LIIF H \＃SPF | START OF FREGEAM |
| $1 \equiv 0$ | STA H SEO |  |
| 130 | LIAF E：5So | AIIIRESS DF IIRTA |
| 140 | STH E midis |  |
| 150 | LIA A moils |  |
| 1 E 0 | STH A TEMF |  |
| 190 | ．IMF START |  |
| 200 | MLCH |  |

## $\underline{\text { Assembled Program }}$

| 00100 |  |  |  | NAM |  | LTE1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 010101 |  |  |  | DF＇T |  | MEM |  |
| 01010 | Dider |  |  | OF： |  | 玉明 |  |
| 01010 | D⿴囗口 | 0010 | TEMF＇ | FME |  | 1 |  |
| 010105 | 0800 |  |  | पF：G |  | T0300 |  |
| 010110 | 0800 | 86 7F | START | LIA | H | \＃W7F | START DF FREDEAM |
| 0100 | 0802 | 9750 |  | STH | H | 550 |  |
| 010130 | 0804 | 1650 |  | LIA | B | 550 | AIIIFESS OF IIATA |
| 00140 | 0806 | F7 0113 |  | STA | B | \＄0113 |  |
| 00150 | 0809 | B6 0113 |  | LIA | A | क0113 |  |
| 010180 | 080C | 9768 |  | STA | A | TEMP |  |
| 00190 | 1830E | TE 0800 |  | JMP |  | START |  |
| 00200 |  |  |  | MON |  |  |  |

Sample Program：Subtracting absolute value of two numbers

$$
\begin{aligned}
& \text { Problem: Calculate a quantity } Z \text { which will be the absolute value of } Y \\
& \text { subtracted from the absolute value of } W \text {. If the result is less } \\
& \text { than or equal to zero, set } Z \text { equal to zero. } \\
& Z=|W|-|Y| \text { if }|W|>|Y| \\
& Z=0 \text { if }|W| \leq|Y|
\end{aligned}
$$

## Source Program

```
    100 NAM ABS
    110 OPT MEM
    120 ORG O
    130 W RMB 1
    140 Y RMB 1
    150 Z RMB 1
    160 ORG $0500
    170 LDA A W
    180 BGE Z1 IS W POSITIVE
    190 NEG A W WAS NEG. MAKE POS.
    200 Z1 LDA B Y
    210 BGE Z2 IS Y POSITIVE
    220 NEG B Y WAS NEG. MAKE POS.
    230 Z2 SBA SUBTRACT Y FROM W
    240 BGT Z3 IS Z POSITIVE
    250 CLR A RESULT WAS ZERO OR NEG.
    260 Z3 STA A Z ANSWER
    270 MON
```

Assembled Program

| 00100 |  |  |  | HRM |  | HES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00110 |  |  |  | DF＇T |  | MEM |
| 001 O0 | 00000 |  |  | DRG |  | 0 |
| 0130 | 0000 | 0001 | 4 | FME |  | 1 |
| 010140 | 0001 | 0001 | ＇i | EME |  | 1 |
| 0150 | ロロロき | 0001 | $z$ | FMB |  | 1 |
| O1E日 | 1500 |  |  | DFG |  | 405000 |
| 0170 | 0500 | 9600 |  | LIIA | H | （1） |
| 00180 | 0502 | こ¢ 01 |  | BGE |  | 21 |
| 01900 | 0.504 | 40 |  | HEG | F |  |
| －nE00 | －5．5 | IG 01 | 21 | LIIN | B | ＇r＇ |
| 口ロごロ | ［507 | ご－01 |  | EGE |  | 22 |
| ロロごの | 1509 | 50 |  | HEG | E |  |
| －1－30 | 050 0 | 10 | 22 | SBA |  |  |
| 00240 | 0．508 | 2E 01 |  | EGT |  | 23 |
| 00250 | 0501 | 4 F |  | ELR | A |  |
| 00060 | $050 E$ | 9702 | 23 | STH | H | 2 |
| 0 0こ70 |  |  |  | MDN |  |  |

```
IS W FDSITIVE
W WHS NEG. MAKE FQS.
Is 'r PDSITIVE
O UHS HEG, MAKE PDS.
SUETRALT Y FRDM W
IS 2 PDSITIVE
FESULT WRS ZERD DF NEG.
HHSWER
```




ROM ADDRESS
0018
0019

001A

001B
001 C
001D
001E

## ROM CONTENT

86
02

8B
03
F6
40
2B

## INDICATES IMMEDIATE MODE OF ADDRESSING

\$ INDICATES A HEX NUMBER
NOTE: ADDRESS 402B MUST BE A RAM, PIA, OR ACIA.
DESCRIPTION OF PROGRAM: The A register is loaded with the number 2. Then the number 3 is added to the 2 in the $A$ register with the result of 5 left in the $A$ register. The 5 in the $A$ register is then stored in location 402B.

| Cycle | Description |
| :---: | :---: |
| 0 | The program counter is assumed to be set at 0018. |
| 1 | The program counter is gated onto the Address Bus (A0-A15) and the read/write ( $R / W$ ) line is put in a high state corresponding to a read condition. This results in ROM address 0018 be accessed and the contents of this address (86) being loaded into the instruction register (IR). The program counter is then incremented and becomes 0019. |
| 2 | The byte "86" in the IR is decoded and interpreted to be a load A immediate (LDA A IMM) instruction. Simultaneously, the program counter is gated onto the Address Bus and the $R / W$ line is set high corresponding to a read condition. This accesses ROM address 0019 with the contents of this address (02) being put on the Data Bus (D0-D7). Since the instruction was decoded to be a LDA A immediate, the " 02 " is loaded into the A register. The program counter is then incremented and becomes 001A. |
| 3 | The sequence in (1) is repeated except ROM address 001A is accessed resulting in $8 B$ being loaded into the instruction register. The program counter is incremented to 001B. |
| 4. | The sequences in (2) is repeated except the instruction is decoded to be an ADD A immediate. Thus, the data "03" is added to the A register giving a result in the A register of "05". The program counter is incremented to 001C. |
| 5 | The sequences in (1) is repeated which results in $F 6$ being loaded into the instruction register. The program counter is incremented to 001D. |
| 6 | The instruction register is decoded and determined to be a STA A extended. This causes the MPU to interpret the next two sequential locations in memory (001D \& 001E) as a 16 bit address with 001D the most significant and 001E the L.S. half of the address. Simultaneously, the number in ROM address 001D is read by the MPU and saved the program counter is incremented to 001E. |
| 7 | The contents of ROM address 001 E (2B) is read by the MPU and saved. The MPU now has a full 16 bit address saved of 402B. |
| 8 | The extended address of 402 E is gated onto the address bus register. |
| 9 | Address 402 B is accessed and the $R / W$ line is put in a low state, corresponding to a write. The data in the A register is then gated onto the data bus and stored in location 402B. |

Sample Program: Multiply Routine \#1

This handout documents the procedures followed to solve a typical problem using the M6800 software and software aids. The problem was the multiplication of two unsigned eight bits numbers.

The objective was to show the general method involved in using the Motorola Cross Assembler and Simulator to assist the programmer. The chart below illustrates the steps followed:


THIS PROGRAM IS FOR ILLUSTRATION ONLY. IT IS NOT THE MOST EFFICIENT MULTIPLY ROUTINE. IT IS SHOWN ONLY AS AN EXAMPLE OF PROGRAMMING TECHNIQUES.

Subroutine "MULT" will multiply two unsigned 8 bit numbers (NUM1 \& NUM2) and store the 16 bit result in locations ANS1 (Least significant 8 bits) and ANS2 (Most significant 8 bits). The algorithm used can be best explained by an example:

|  | 10000001 |
| ---: | :--- | :--- |
|  | 11111111 |
| 1 | 10000001 |
| 10 | 000001 |
| 100 | 00001 |
| 1000 | 0001 |
| 10000 | 01 |
| 100000 | 1 |
| 1000000 | 01111111 |
| ANS2 | ANS1 |

1 ANS2 is generated by shifting the multiplicand one bit to the right and then examining the most significant bit of the multiplier--if it is a "1", the multiplicand is added to ANS2. The multiplier is then shifted one bit to the left and the procedure (1) is repeated. This is done seven times to generate the seven terms of ANS2. No carry bit is possible from these additions.

2 ANSI is generated by examining the least significant bit of the multiplier-if it is a "1" the multiplicand is added to ANSI. The multiplicand is then shifted left one bit and the multiplier is shifted right one bit. The procedure (2) is repeated eight times to generate the eight terms of ANSI. If a carry occurs after any of these additions, one is added to ANS2.

## MULT



```
LMULT 09:06 PHENIX 06/12/74
    NAM AMULT
    ORG 0
    OPT MEM
    *
96 *
100 ANS1 RMB 1
110 ANS2 RMB 1
120 NUM1 RMB 1
1 3 0 ~ N U M 2 ~ R M B ~ 1 ~
140 NUM1A RMB 1
145 *
146 *
190 ORG 1000
195 *
196 *
200 MULT LDA A NUM1 ;NUM1=MULTIPLIER
210 LDA B NUM2 ;NUM2=MULTIPLICAND
220 CLR ANS1
230 CLR ANS2
240 CLC
250 LDX #7 ;LOOP COUNT
260 STA A NUM1A
270 CLR A
280 ROR NUM1A
290 YY1 TST B ;SET COND. CODES ACC.TO B
300 BPL YY2 ;CHECK FOR A 1 IN BIT 7
310 ADD A NUM1A ;OVERFLOW NOT POSSIBLE
3 2 0 ~ Y Y 2 ~ C L C ~
330 ROR NUM1A
340 ASL B
350 DEX
360 BNE YY1
370 STA A NUM1A
380 LDX #8
    LDA A NUM1
    STA A NUM1A
    CLR A
    LDA B NUM2
4 3 0 ~ Y Y 3 ~ C L C ~
440 ROR B
4 5 0 ~ B C C ~ Y Y 4 ~ ; I F ~ C A R R Y , I N C R E M E N T ~ A N S 2 ~
453 ADD A NUM1A
456 BCC YY4
460 INC ANS2
4 7 0 ~ Y Y 4 ~ A S L ~ N U M 1 A
4 8 0 ~ D E X ~
490 BNE YY3 ;CONTINUE UNTIL X=0
500 STA A ANS1
510 RTS ;FINISHED, EXIT TO MAIN
600 MON
READY
```



MULTIPLY SUBROUTINE \#2

This subroutine multiplies two eight bit unsigned binary numbers. The product of the two eight bit numbers is formed by shifting the multiplier one bit to the right and checking for a one or zero. If a one is present, the multiplicand is added to the product (answer).

The multiplicand is then shifted one bit to the left. This has the effect of multiplying the multiplicand by two. The multiplier is again shifted one bit to the right and the shifted bit checked for a one or zero. If it is a one, the shifted multiplicand is added to the product. The process is repeated until the multiplier has no more ones remaining. When no more ones remain in the multiplier, the problem is finished and the product is the final product.

Example


```
                \({ }^{170_{10}}=A_{16}\)
                \(5=05_{16}\)
\begin{tabular}{|c|c|c|c|c|}
\hline & & 1010 & 1010 & Multiplicand (M) \\
\hline & & 0000 & 0101 & Multiplier (N) \\
\hline & & & & This one requires the multiplicand M to be added to product. \\
\hline & 1010 & 1010 & & \\
\hline 10 & 1010 & 10 & 4 x & This one requires the multiplicand shifted \\
\hline 11 & 0101 & 0010 & & right twice ( 4 x M) to be added to the \\
\hline 3 & 5 & 2 & & product. \\
\hline
\end{tabular}
                            Since all remaining higher bits of the
                                    multiplier are zero, the problem is
    \(A_{16} \times 5_{16}=352_{16}=850_{10}\)
        finished.
```

FLOW CHART OF MULTIPLY ROUTINE \#2


CMULT

```
100 NAM CMULT
110 OPT MEM
120*****************************************************************
130*REV002 12-5-74 BAINTER
140*
150* THIS SUBROUTINE MULTIPLIIES TWO 8 BIT BYTES.
160* THE MULTIPICAND IS STORED IN BITE NB1.
170* THE MULTIPLIER IS STORED IN BITE NB2.
180* THE RESULT IS STORED IN BYTE ANS2 AND ANS1.
190* ANS2. IS THE UPPER BITE OF THE RESULT.
200* ANS1. IS THE LOWER BITE OF THE RESULT.
210***********************************************************
220*
230 ORG 0
240*
250 NB1A RMB 1 *SHIFT MULTIPLICAND STORE.
260 NB1 RMB 1 *MULTIPLICAND
270 NB2 RMB 1 *MULTIPLIER
2 8 0 ~ A N S 2 ~ R M B ~ 1 ~ * U P P E R ~ B Y T E ~ O F ~ R E S U L T ~
290 ANS1 RMB 1 *LOWER BYTE OF RESULT
300*
410 ORG $10
320*
3 3 0 ~ M U L T ~ C L R ~ A ~
340 STA A ANS2
350 STA A ANS1
360 STA A NB1A
370 LDA A NB2 *NB2=MULTIPLIER
380 BRA LOOP1
390 LOOP2 ASL NB1 *SHIFT MULTIPLICAND LEFT.
400 ROL NB1A *NB1A=UPPER BYTE OF MULTIPLICAND
4 1 0 ~ L O O P 1 ~ L S R ~ A ~ * S H I F T ~ M U L T I P L I E R ~ R I G H T
4 2 0 ~ B C C ~ N O A D D ~ * S H I F T ~ A N D ~ D O N ' T ~ A D D ~
430 LDA B NB1 *ADD SHIFTED MULTIPLICAND-
440 ADD B ANS1 *TO ANS1 AND ANS2
4 5 0 ~ S T A ~ B ~ A N S 1
460 LDA B NB1A
470 ADC B ANS2 *ANS2=UPPER BYTE OF RESULT
4 8 0 ~ S T A ~ B ~ A N S 2
490 TST A
500 NOADD BNE LOOP2 *START SHIFTING AGAIN.
510 END RTS *FINISHED!!!
520 MON
```



SYMBOL TABLE:

| ANS1 | 0004 | ANS2 | 0003 | END | 0033 | LOOP1 | 0021 | LOOP2 | $001 B$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| MULT | 0010 | NB1 | 0001 | NB1A | 0000 | NB2 | 0002 | NOADD | 0031 |

PROGRAM STOP AT 0
USED 20.24 UNITS

## PIA POLING ROUTINE \#1

The following routine illustrates one of the various techniques of determining which PIA has generated an interrupt. Recall that each PIA has an A side and a $B$ side which may cause the $I R Q$ line to go low thus generating an interrupt. All the PIA interrupt lines are tied together and connected to the one interrupt input pin (IRQ) of the MPU. Consequently, when an interrupt is generated, some bit 6 or bit 7 of a PIA is set. The only way to determine where the interrupt came from is to poll bit 6 and bit 7 of each PIA control register to see if it is a "1" (thus an interrupt).

This routine polls the control registers of two PIA's. It reads the contents of each control register and executes the BMI instruction which effectively checks to see if bit 7 is set. If bit 7 is not set, a ROL A instruction is executed which shifts bit 6 into bit 7 thus permitting use of the BMI instruction again. Once a set control bit is detected, it branches to a subroutine to service that particular interrupt. After servicing the interrupt, an RTI instruction is executed which causes the processor to return to whatever it was doing before the interrupt.


```
EDU 12:09EST 02/07/75
100 NAM POLL
110 OPT MEM
120 PIA1AC EQU $4005
130 PIA1BC EQU $4007
140 PIA2AC EQU $4009
150 PIA2BC EQU $4008
200 ORG $100
210 POLL LDA A PIA1AC
220 BMI ROUT1
230 ROL A
240 BMI ROUT2
250 LDA A PIA1BC
260 BMI ROUT3
270 ROL A
280 BMI ROUT4
290 LDA A PIA2AC
300 BMI ROUT5
310 ROL A
320 BMI ROUT6
330 LDA A PIA2BC
340 BMI ROUT7
350 ROL A
360 BMI ROUT8
370 RTI
3 8 0 ~ R O U T 1 ~ N O P ~ * T H I S ~ I S ~ P I A 1 A C ~ C A 1 ~ S E R V I C E ~ R O U T I N E ,
390 RTI
4 0 0 ~ R O U T 2 ~ N O P ~ * T H I S ~ I S ~ P I A 1 A C ~ C A 2 ~ S E R V I C E ~ R O U T I N E ~
4 1 0 ~ R T I ~
4 2 0 ~ R O U T 3 ~ N O P ~ * T H I S ~ I S ~ P I A 1 B C ~ C B 1 ~ S E R V I C E ~ R O U T I N E ,
4 3 0 ~ R T I
4 4 0 ~ R O U T 4 ~ N O P ~ * T H I S ~ I S ~ P I A 1 B C ~ C B 2 ~ S E R V I C E ~ R O U T I N E
4 5 0 ~ R T I
4 6 0 ~ R O U T 5 ~ N O P ~ * T H I S ~ I S ~ P I A 2 A C ~ C A 1 ~ S E R V I C E ~ R O U T I N E ,
4 7 0 ~ R T I ~
4 8 0 ~ R O U T 6 ~ N O P ~ * T H I S ~ I S ~ P I A 2 A C ~ C A 2 ~ S E R V I C E ~ R O U T I N E ,
4 9 0 ~ R T I
500 ROUT7 NOP *THIS IS PIA2BC CB1 SERVICE ROUTINE
510 RTI
520 ROUT8 NOP *THIS IS PIA2BC CB2 SERVICE ROUTINE
530 RTI
540 MON
```

Assembled Program for PIA \#1 Poling Routine

| 00100 |  |  | NAM | POLL |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00110 |  |  | OPT | MEM |  |  |  |  |  |  |
| 00120 | 4005 | PIA1AC | EQU | \$4005 |  |  |  |  |  |  |
| 00130 | 4007 | PIA1BC | EQU | \$4007 |  |  |  |  |  |  |
| 00140 | 4009 | PIA2AC | EQU | \$4009 |  |  |  |  |  |  |
| 00050 | 4008 | PIA2BC | EQU | \$4008 |  |  |  |  |  |  |
| 00200 | 0100 |  | ORG | \$100 |  |  |  |  |  |  |
| 00210 | 0100 B6 4005 | POLL | LDA A | PIA1AC |  |  |  |  |  |  |
| 00220 | 0103 2B 1C |  | BMI | ROUT1 |  |  |  |  |  |  |
| 00230 | 010549 |  | ROL A |  |  |  |  |  |  |  |
| 00240 | 0106 2B 1B |  | BMI | ROUT2 |  |  |  |  |  |  |
| 00250 | 0108 B6 4007 |  | LDA A | PIA1BC |  |  |  |  |  |  |
| 00260 | 010B 2B 18 |  | BMI | ROUT3 |  |  |  |  |  |  |
| 00270 | 010D 49 |  | ROL A |  |  |  |  |  |  |  |
| 00280 | 010E 2B 17 |  | BMI | ROUT4 |  |  |  |  |  |  |
| 00290 | 0110 B6 4009 |  | LDA A | PIA2AC |  |  |  |  |  |  |
| 00300 | 0113 2B 14 |  | BMI | ROUT5 |  |  |  |  |  |  |
| 00310 | 011549 |  | ROL A |  |  |  |  |  |  |  |
| 00320 | 0116 2B 13 |  | BMI | ROUT 6 |  |  |  |  |  |  |
| 00330 | 0118 B6 4008 |  | LDA A | PIA2BC |  |  |  |  |  |  |
| 00340 | 011B 2B 10 |  | BMI | ROUT7 |  |  |  |  |  |  |
| 00350 | 011D 49 |  | ROL A |  |  |  |  |  |  |  |
| 00360 | 011E 2B 0F |  | BMI | ROUT 8 |  |  |  |  |  |  |
| 00370 | 0120 3B |  | RTI |  |  |  |  |  |  |  |
| 00380 | 012101 | ROUT1 | NOP |  | *THIS | IS | PIA1AC | CA1 | SERVICE | ROUTINE |
| 00390 | 0122 3B |  | RTI |  |  |  |  |  |  |  |
| 00400 | 012301 | ROUT2 | NOP |  | *THIS | IS | PIA1AC | CA2 | SERVICE | ROUTINE |
| 00410 | 0124 3B |  | RTI |  |  |  |  |  |  |  |
| 00420 | 012501 | ROUT3 | NOP |  | *THIS | IS | PIA1BC | CB1 | SERVICE | ROUTINE |
| 00430 | 0126 3B |  | RTI |  |  |  |  |  |  |  |
| 00440 | 012701 | ROUT4 | NOP |  | *THIS | IS | PIA1BC | CB2 | SERVICE | ROUTINE |
| 00450 | 0128 3B |  | RTI |  |  |  |  |  |  |  |
| 00460 | 012901 | ROUT5 | NOP |  | *THIS | IS | PIA2AC | CA1 | SERVICE | ROUTINE |
| 00470 | 012A 3B |  | RTI |  |  |  |  |  |  |  |
| 00480 | 012B 01 | ROUT 6 | NOP |  | *THIS | IS | PIA2AC | CA2 | SERVICE | ROUTINE |
| 00490 | 012C 3B |  | RTI |  |  |  |  |  |  |  |
| 00500 | 012D 01 | ROUT 7 | NOP |  | *THIS | IS | PIA2BC | CB1 | SERVICE | ROUTINE |
| 00510 | 012E 3B |  | RTI |  |  |  |  |  |  |  |
| 00520 | 012F 01 | ROUT8 | NOP |  | *THIS | IS | PIA2BC | CB2 | SERVICE | ROUTINE |
| 00530 | 0130 3B |  | RTI |  |  |  |  |  |  |  |
| 00540 |  |  | MON |  |  |  |  |  |  |  |

The routine presented on the following pages describes a way of determining where an interrupt came from out of a possible 16. (4 PIA's). Recall each PIA has an A side and a B side. Each side of each PIA has a control register of which bit 6 and/or bit 7 may get set if an interrupt came in on the interrupt lines (CA1, CA2, CB1, and CB2). As mentioned above, this is a way of poling the control registers for the interrupts. There are many other ways of accomplishing this task.

This routine, called "POL" will read the control register of each PIA, starting with the first $P I A$ and determine if bit 6 or bit 7 is set, thus indicating an interrupt. When an interrupt has been detected via bit 6 or bit 7 of the control register, the MPU will branch to a subroutine designated to service that particular interrupt. On completion of servicing an interrupt, the MPU starts the poling sequence again with the first PIA. Only after all control registers have been poled, and no interrupts detected, does the MPU return to the program it was executing before it was interrupted. A branch to POL (BRA POL) instruction must be the last instruction of each servicing routine.


Source Program for PIA \#2 Poling Routine

```
100 NAM PIA
105 OPT MEM
110 ORG 0
130 SETX RMB 2
140 SPC 4
150 ORG $2004
160 PIA1AD RMB 1
165 PIA1AC RMB 1
170 PIA1BD RMB 1
175 PIA1BC RMB 1
180 PIA2AD RMB 1
185 PIA2AC RMB 1
190 PIA2BD RMB 1
195 PIA2BC RMB 1
200 ORG $2010
2 1 0 ~ P I A 3 A D ~ R M B ~ 1 ~
215 PIA3AC RMB 1
220 PIA3BD RMB 1
225 PIA3BC RMB 1
230 ORG $2020
240 PIA4AD RMB 1
245 PIA4AC RMB 1
250 PIA4BD RMB 1
255 PIA4BC RMB 1
260 SPC 4
270 ORG $1000
280 * $1000 THRU $102D ARE THE SERVICING ROUTINES
390 * FOR THE 4 PIAS
300 JMP ROUT1
310 JMP ROUT2
320 JMP ROUT3
330 JMP ROUT4
340 JMP ROUT5
350 JMP ROUT6
360 JMP ROUT7
370 JMP ROUT8
380 JMP ROUT9
390 JMP ROUT10
400 JMP ROUT11
4 1 0 ~ J M P ~ R O U T 1 2
420 JMP ROUT13
430 JMP ROUT14
440 JMP ROUT15
450 JMP ROUT16
```

Source Program for PIA \#2 Poling Routine

```
470 * THIS IS A SAMPLE ROUTINE FOR
480 * POLLING PIA INTERUPTS
490 SPC3
500 POL LDA A #$10
510 STA A SETX
520 CLR B
525 LDX #0
5 3 0 ~ L D A ~ A ~ P I A 1 A C ~
540 AND A #%11000000
5 5 0 ~ B N E ~ I N T E R
560 ADD B #6
570 LDA A PIA1BC
5 8 0 ~ A N D ~ A ~ \# \% 1 1 0 0 0 0 0 0 ~
590 BNE INTER
600 ADD B #6
6 1 0 ~ L D A ~ A ~ P I A 2 A C ~
620 AND A #%11000000
6 3 0 ~ B N E ~ I N T E R
640 ADD B #6
650 LDA A PIA2BC
6 6 0 ~ A N D ~ A ~ \# \% 1 1 0 0 0 0 0 0 ~
6 7 0 ~ B N E ~ I N T E R ~
680 ADD B #6
690 LDA A PIA3AC
700 AND A #%11000000
710 BNE INTER
720 ADD B #6
730 LDA A PIA3BC
740 AND A #%11000000
750 BNE INTER
760 ADD B #6
770 LDA A PIA4AC
7 8 0 ~ A N D ~ A ~ \# \% 1 1 0 0 0 0 0 0 ~
7 9 0 ~ B N E ~ I N T E R
800 ADD B #6
810 LDA A PIA4BC
820 AND A #%11000000
830 BNE INTER
840 RTI
845 SPC3
850 INTER STA B SETX+1
860 LDX SETX
865 TST A
870 BMI SERVE
880 ADD B #3
885 STA B SETX+1
890 LDX SETX
900 SERVE JMP 0,X JUMP TO A SERVICE ROUTINE
901 * BASED ON THE VALUE OF X
910 MON
```

