
intel



Related Documents

"Intel8080 Microcomputer Systems User's Manual"

"SBC 80/20 Single Board Computer Hardware Reference Manual"

"Intel 8080 Microcomputer Peripherals User's Manual"

"Intel Data Catalog"

The material in this Application Note is for informational purposes only and is subject to change without notice. Intel Corporation has made an effort to verify that the material in this document is correct. However, Intel Corporation does not assume any responsibility for errors that may appear in this document.

The following are trademarks of Intel Corporation and may be used only to describe Intel Products:

ICE INSITE INTEL INTELLEC LIBRARY MANAGER MCS MEGACHASSIS MICROAMP PROMPT UPI

Contents

INTRODUCTION	• •	1	
CONCEPTS		-	
8080 INTERRUPTS	•••	. 2	
8259-8080 OVERVIEW	••	3	
8259 BLOCK DIAGRAM			
INPUT CIRCUIT.		5	
PRIORITY CELL		. 6	,
DATA BUS BUFFER	• • • •	7	
READ/WRITE CONTROL LOGIC		7	,
CASCADE BUFFER/COMPARATOR			
PIN DEFINITIONS			
PROGRAMMING THE 8259		8	2
INITIALIZATION COMMAND WORDS (ICWs).			
OPERATION COMMAND WORDS (ICWS).			
Fully Nested Mode			
Rotating Priority Commands.			
Interrupt Masks (OCW1)	• • •	12	
Special Mask Mode (OCW3)	•••	13	
Polled Mode (OCW3)			
Reading the 8259 Status (OCW3)			
Reading the 6239 Status (OCW3)	• • •	. 14	
CASCADING THE 8259	•••	15	
APPLICATION EXAMPLES		16	
POWER FAIL/AUTO-START WITH BATTERY			
BACK-UP RAM		. 16	,
78 LEVEL INTERRUPT SYSTEM			
CONCLUSION	• • •	.25	

Using The 8259 Programmable Interrupt Controller

INTRODUCTION

The Intel[®] 8259 is a Programmable Interrupt Controller (PIC) designed for use in real-time, interruptdriven microcomputer systems. The 8259 manages eight levels of interrupts and has built-in features allowing expandability up to 64 levels with the addition of other 8259s. A selection of programmable priority modes is available to reconfigure how the 8259 processes interrupt requests. Individual interrupt inputs may also be masked under software control. These modes and masks may be dynamically changed by the software at any time during program execution. This means that the complete interrupt structure can be defined as required, based on the total system environment. The 8259 is part of the MCS-80/85 Microcomputer Family and as such, it interfaces to the 8080/ 8085 system with a minimum of external hardware.

This application note explains the 8259 as a component and shows its use in two typical applications. These applications are an interrupt controlled power-faillauto-start scheme for a microcomputer system with battery back-up RAM, and a >64 level interrupt-driven system. The battery back-up system will be described in detail and the conceptual software for the >64 level interruptdriven system will be presented.

The first section of this application note introduces the concept of interrupts and reviews how interrupts are handled by the Intel' 8080A Microprocessor. It is fairly tutorial in nature, and may be skipped by the more knowledgeable reader. The second section describes the 8259 from a functional standpoint with explanation of the block diagram. Each device pin is explained in detail. The third section defines the various operating modes along with the specific software required. Short initialization and setup routines are given to illustrate the programming concepts. The fourth, and final, section describes the applications mentioned earlier.

CONCEPTS

In microcomputer systems, there is usually a need for the processor to communicate with various Input/Output devices such as keyboards, displays, sensors, and other peripherals. From the system viewpoint, the processor should spend as little time as possible servicing the peripherals since the time required for these I/O chores directly affects the amount of time available for other tasks. In other words, the system should be designed so that I/O servicing has little or no effect on the total system throughput. There are two basic methods of handling the I/O chores in a system: Status Polling and Interrupt Servicing.

The Status Poll method of I/O servicing essentially involves having the processor "ask" each peripheral if it needs servicing by testing the peripheral's status line. If the peripheral requires service, the processor branches to the appropriate service routine; if not, the processor continues with the main program. Clearly, there are several problems in implementing such an approach. First, how often a peripheral is polled is an important constraint. Some idea of the "frequency-of-service" required by each peripheral must be known and any software written for the system must accommodate this time dependence by "scheduling" when a device is polled. Second, there will obviously be times when a device is polled that is not ready for service, wasting the processor time that it took to do the poll. And other times, a ready device would have to wait until the processor "makes its rounds" before it could be serviced, slowing down the peripheral.

Other problems arise when certain peripherals are more important than others. The only way to implement the "priority" of devices is to poll the high priority devices more frequently than lower priority ones. It may even be necessary to poll the high priority devices while in a low priority device service routine. It is easy to see that the Polled approach can be inefficient both time-wise and software-wisc. Overall, the Polled method of I/O servicing can have a detrimental effect on system throughput, thus limiting the tasks that could be performed by the processor.

A more desirable approach in most systems would allow the processor to be executing its main program and only stop to service the I/O when told to do so by the I/O itself. In effect, the device would asynchronously signal the processor when it required service. The processor would finish its current instruction and then jump to the service routine for the device requesting service. Once the service routine is complete, the processor would resume exactly where it left off in the main program.

This method of I/O servicing is called Interrupt. The status line of the peripheral is replaced by an "interrupt request" line. Asserting this line signals the processor that service is needed. Using interrupts, no processor time is spent testing devices, scheduling is not needed, and priority schemes are readily implemented. It is easy to see that, using the Interrupt approach, system throughput would increase, allowing more tasks to be handled by the processor.

There arc two basic methods of implementing the Interrupt approach: polled interrupts and vectored interrupts. Conceptually, in the polled interrupt method, the peripherals' "interrupt request" lines are combinatorially OR'd into one line that interrupts the processor if any peripheral required service. The processor then polls each peripheral to determine the requesting device. In this scheme, the priority of tlie device is determined by its position in the polling sequence. Once the requesting device is found, the processor branches to the corresponding service routine. In contrast, vectored interrupts are those in which the requesting device supplies information which allows the processor to directly call the appropriate service routine. This method usually requires more hardware than the polled method. However, it allows much faster response to an interrupt since the polling time is eliminated. In simple vectored interrupt systems, all devices have the same priority. This is sometimes a limitation since the speed of the vectored method may be needed, while the prioritization of the polled method is also required; a flexible interrupt structure would have both.

In order to implement a truly flexible priorityvectored interrupt structure, a Programmable Interrupt Controller (PIC), such as the 8259, may be used. The 8259 functions as the overall manager of the interrupt-driven system and can implement both the polled and vectored interrupt structures. In the vectored structure it accepts interrupt requests from the peripherals, determines which of the incoming requests is the highest priority, ascertains whether the highest priority incoming request has higher priority than the interrupt level currently being serviced (if any) and then issues an interrupt to the processor based on the determination. Since each peripheral usually has a unique service routine associated with it, the PIC, after interrupting the processor, provides a "vectored" CALL instruction to point the processor directly to the servicc routine required by the interrupting device. In the polled structure, the same request priority determination is made, however software polls the 8259 rather than the peripherals. When polled, the 8259 returns a data word indicating the highest priority peripheral requesting service. The software then uses this data word to branch to the appropriate service routine.

A variety of priority modes is a desirable feature of a PIC. Many options are conceivable; however, let's describe a few which are available with the 8259 and will be mentioned later.

Fully *Nested* – Each input is assigned a priority. Interrupt Request input IR7 receives the lowest priority while IRO receives the highest. A higher priority request will interrupt a lower priority service routine, but not vice versa. The lower priority service routine will be resumed upon completion of the higher priority routine. This is essentially a "general purpose" mode.

Rotating **Priority** – Like in the Fully Nested mode, each input is assigned a priority. However, when an interrupt occurs and the appropriatc service routine is executed, the priorities are rotated so that the most recently serviced input has the lowest priority. Thus, if there are N inputs, a serviced peripheral will have to wait, in the worst case, until the other N-1 peripherals are serviced before receiving service again. This mode prevents "hogging" of the processor by a single peripheral and gives each input an equal chance at the processor.

Specific *Priority* – This mode is similiar to the Rotating mode. The only difference is that the software can select the bottom priority input without an interrupt having to have occurred. Thus, the priority assignments may be changed at any time depending on the needs of the main program or the service routine.

In the 8259, these modes are programmable; that is, they may be changed dynamically under software control. Additionally, each mode may be modified by the use of interrupt masks. These masks allow individual inputs to be masked off; i.e., not be able to cause an interrupt regardless of its priority. Each mask is under software control.

Before we discuss how the 8259 handles interrupts, let's digress slightly to review how the 8080 itself handles interrupt requests.

8080 INTERRUPTS

A peripheral device can initiate an interrupt to the 8080 by simply pulling the 8080's Interrupt pin

(INT) high. The INT line is asynchronous, therefore an interrupt request may be asserted at any time. The 8080 can, however, enable and disable interrupts under software control by use of the Enable Interrupt (EI) and Disable Interrupt (DI) instructions. These instructions either set (EI) or reset (DI) an internal interrupt enable flip-flop. The output of this flip-flop is made available on the INTE (Interrupt Enabled) pin. Interrupts are disabled (INTE low) upon resetting the 8080.

At the end of each instruction cycle, the 8080 examines the state of the INT pin and the INTE flip-flop. If interrupts are enabled and an interrupt request is being made (both pins high), the 8080 enters an INTERRUPT machine cycle. During the INTERRUPT cycle, the 8080 resets the interrupt enable flip-flop (INTE goes low disabling response to further interrupts) and issues an Interrupt Acknowledge (INTA), by way of the System Controller 8228, to tell the interrupting device that it has the 8080's attention and may remove the INT assertion. In addition, the Program Counter (PC) is not incremented as it normally would be in normal machine cycles. This ensures that the 8080 can return to the pre-interrupt program location if the PC is saved. At this point, the 8080 expects the interrupting device to place an instruction on the data bus. The 8080 is, in effect, saying "Okay, now you have my attention. You are granted one wish. What will it be?" Any instruction may be used, but there are only two logical choices: a RESTART (RST) or a CALL. The reason one of these two should be used is that both put the program counter on the stack, allowing it to be restored after the interrupt service routine is complete.

When a CALL instruction is placed on the data bus in response to the Interrupt Acknowledge (\overline{INTA}) , the 8080 saves the program counter by pushing it onto the stack and then issues two additional INTAs by way of the 8228. In response, the interrupting device is expected to return two bytes which are the starting address of its service routine. The lower 8 bits of the address (LSB) are released at the first INTA and the higher 8-bits (MSB) are released at the second INTA. Execution then starts at this destination address. Using a CALL instruction in response to an interrupt is an extremely powerful tool in I/O servicing. However, a significant amount of hardware is usually required in order to ensure that the correct sequence of data is placed on the data bus. For systems not having a large number of peripherals, a special CALL instruction is provided in the 8080 instruction set.

The RESTART (RST) instructions are actually special one-byte calls which have the destination address embedded within the 8-bit opcode. Executing an RST causes execution to be transferred (vectored) to one of eight fixed memory locations, see Figure 1. Any of these addresses may be used to store the first instructions of an interrupt service routine. In simple systems, the desired RST instruction can be generated by a simple 8-bit buffer external to the interrupting device. Since the RST instructions are calls, the old program counter contents are placed on the stack.

RST	HEX OP CODE	DESTINATION ADDRESS
RST 0	C7	00 H
RST 1	CF	08 H
RST 2	D7	10 H
RST 3	DF	18 H
RST 4	E7	20 H
RST 5	EF	28 H
RST 6	F7	30 H
RST 7	FF	38 H

Figure 1. RST Instruction Format


Return to the main program from an interrupt service routine is identical for both the CALL and the RST instructions. Assuming an equal number of pushes and pops from the stack during the service routine, the pre-interrupt program counter is on top of the stack at the end of the routine. Executing a RETURN (RET) instruction pops the top of the stack into the program counter, causing the main program to take up where it left off before receiving the interrupt. It is the service routine's responsibility to save and restore the processor registers and status as appropriate. Remember that interrupts are disabled after an Interrupt Acknowledge so an EI instruction must be executed in the service routine in order for the 8080 to respond to further interrupt requests.

8259-8080 OVERVIEW

Figure 2 shows the 8259-8080 system bus interface. It is recommended that an 8228 (or 8238) System Controller and Bus Driver be used in conjunction with the 8080 when an 8259 is used to manage interrupts. This combination ensures that the 3 required \overline{INTA} pulses occur in response to an interrupt. Using the 8212 I/O Port as an 8080 status latch does not provide the necessary \overline{INTA} sequence.

The normal sequence of events that occur when an interrupt request is asserted is as follows:

- 1. One or more Interrupt Request lines (IR0-IR7) is raised high signaling the 8259 that peripheral service is being requested.
- 2. The 8259 accepts the requests, resolves the priorities, and sends an INT to the 8080.
- 3. The 8080 suspends the program flow at the end of the current instruction (INTE must be high), and issues an INTA by way of the 8228.
- 4. Upon receiving the INTA, the 8259 places a CALL instruction onto the data bus.
- 5. This CALL causes the 8080 to issue two additional INTAs by way of the 8228.
- 6. These additional INTAs allow the 8259 to release the address for the service routine of the interrupting peripheral onto the bus.
- 7. This completes the 3-byte CALL. Execution is vectored to the peripheral's service routine.



8259 BLOCK DIAGRAM

A block diagram of the 8259 is shown in Figure 3. As can be seen from the figure, the 8259 consists of eight major blocks: the Interrupt Request Register (IRR), the In-Service Register (ISR), the Interrupt Mask Register (IMR), the Priority Resolver (PR). the Cascade Buffer/Comparator, the Data Bus Buffer. and logic blocks for Control and Read/Write. We'll go quickly over the individual blocks directly related to interrupt handling; the IRR, ISR, IMR. PR, and the Control logic. Then. by way of a conceptual diagram, we show how these various blocks interact. The remaining functional blocks are then discussed.




Figure 3. Block Diagram and Pin Configuration

Basically, interrupt requests are handled by three "cascaded" registers. The Interrupt Request Register (IRR) is used to store all the interrupt levels requesting service; the In-Service Register (ISR) stores all the levels which are being serviced; and the Interrupt Mask Register (IMR) stores the bits of the interrupt lines to be masked. The Priority Resolver (PR) looks at the IRR, ISR, and IMR and determines whether an INT should be issued by the Control logic to the 8080.


Figure 4 shows conceptually how the Interrupt Request (IR) input is handled and how the various registers interact. The figure represents one of eight "daisy-chained" priority cells; one for each IR input. The input circuitry is rather novel so it is discussed first.

INPUT CIRCUIT

There are two classical ways of sensing an active interrupt request: a level sensitive or an edge sensitive input. A level sensitive input requires the request input go to the active state and remain active until that interrupt is acknowledged. This structure is quite common and allows WIRE-OR'ed interrupt requests (the actual interrupting device must be determined via software as mentioned before). But (watch out!) the request must be removed shortly after acknowledgement or another, unwanted, interrupt could be generated.

The edge sensitive input requires only an inactive to active transition of the request input. This transition is saved in a flip-flop, so the active level need be maintained only long enough to serve as a clock pulse to the flip-flop. The level may remain active an arbitrarily long time without danger of generating an unwanted interrupt. It must ultimately return inactive before another active transition can be sensed. This structure is handy for handling interrupts from transient events, however it prevents WIRE-OR'ing since this connection does not provide the transitions needed. Be careful of edge inputs; noise on the request line could generate an erroneous interrupt.

The 8259 uses an edge lockout input which shares some characteristics with each of the above two techniques. The edge lockout input requires that a request transition from the inactive to the active



state (as in edge sensitive) and then remain active (as in level sensitive) until the request is acknowledged. The inactive-to-active transition locks out all further requests on that input until the request has been acknowledged and the input has returned to the inactive state. Thus, the user need not worry about quickly removing the request after acknowledgement, in fear of generating a second interrupt. Figure 5 illustrates the timing required for the edge lockout input.

PRIORITY CELL

Refer back to Figure 4 and follow an interrupt request thru the priority cell. First, notice that an inactive IR input sets the edge sense latch, arming that input. Then, an active IR input combinatorially propagates the request (assuming the input is not masked) to the Priority Resolver. The PR looks at the incoming requests and the currently inservice interrupts to ascertain whether an interrupt should be issued to the 8080. Assume for clarity that the request is the only one incoming and no requests are presently in service. The PR then causes the Control logic to pull the INT line to the 8080 high, interrupting the processor. When the 8080 is finished with the instruction being executed, it signals the 8228 to return an INTA. This INTA causes the 8259 to place a CALL instruction on the data bus and to freeze the IRR (note the INTA-Freeze Request timing diagram). Thus. the

requesting IR input must remain active at least until after the first INTA. With the input frozen and latched, the priority is again resolved by the PR, this time to determine the appropriate destination address for the CALL. The CALL instruction causes the 8080 to generate two additional INTAs. During these INTAs the destination address of the interrupt service routine is placed on the data bus by the 8259. (Don't worry for now about where the address comes from.) Immediately after the INTA sequence, the PR then sets the corresponding bit in the ISR and simultaneously clears the edge sense latch, which clears the IRR bit. Notice the state of the edge sense latch (don't forget that the IR input may still be active). With the edge sense latch cleared, the still active IR input can not propagate thru the gate at the IRR input, thus further requests from this level are inhibited. The IR input must return to the inactive state, setting the edge sense latch and "opening" the IRR gate, before another request on the input can be recognized.

While off in the interrupt service routine, don't forget that the ISR bit is set. This prevents subsequent requests from this, and lower priority levels, from causing interrupts. It is the service routine's responsibility to clear the ISR bit with an End-of-Interrupt (EOI) command at the end of the service routine, telling the 8259 that it is complete. (How this is done is explained when 8259 programming is covered.)




Figure 5. Edge Lockout Timing

What would have happened if the input had been masked; i.e., the Interrupt Mask Register bit was set? Nothing. The active state of the IR input would propagate thru the IRR but the set IMR bit would stop it before entering the PR. Thus, no interrupt could be generated. The IMR only acts on the output of the IRR, however, and if the program being executed somehow resets the IMR bit, the PR would then see our active request and an interrupt would be generated if appropriate.

Now that the functional blocks directly related to interrupt request processing have been discussed, let us discuss the remaining blocks.

DATA BUS BUFFER

This 3-state, bidirectional, 8-bit buffer is used to interface the 8259 to the 8080 system data bus. Conlrol words, status information, and the destination addresses are transferred through the Data Bus Buffer.

READ/WRITE CONTROL LOGIC

The function of this block is to control the programming of the 8259 by accepting OUTput commands from the 8080. The Initialization and Operation Command Word Registers which store the various control formats are located in this block. Status reads are also controlled by this block using 8080 INput commands.

CASCADE BUFFER/COMPARATOR

As alluded to earlier, multiple 8259s can be combined to expand the number of interrupt levels. A master-with-slaves relationship of cascaded 8259s is used for the expansion. The cascading of 8259s will be the subject of a complete section later in this note.

PIN DEFINITIONS

Name (pin)	I/O	Definition
V _{CC} (28)	Ι	+5 volt supply
GND (14)	Ι	Ground
$\overline{\text{CS}}(1)$	Ι	<i>Chip Select.</i> A low on this pin enables communication be- tween the. CPU and the PIC.
WR (2)	Ι	A low on this input when \overline{CS} is low enables the PIC to accept command words from the CPU.

Name (pin)	I/O	Definition
$\overline{\text{RD}}(3)$	Ι	A low on this input causes the
		PIC to output its status on the
		data bus when \overline{CS} is low.

- DB₇-DB₀ I/O The DB pins form a 3-state, (4-11) bidirectional data bus which is connected to the CPU group (8080, 8224, 8228) data bus. Control and status information are transferred over this bus.
- CAS₀-CAS₂ I/O Cascade Lines. The CAS pins (12,13,15) form a private 8259 bus to control multiple 8259s. These pins are outputs for a master 8259 and are inputs for a slave 8259.
- SP (16)ISlave Program. The state of
this pin defines whether the
8259 is a master (SP=1) or a
slave (SP=0). SP controls the
I/O direction of the CAS pins.
- INT (17) O Interrupt. This pin goes high whenever a valid interrupt request is asserted. INT is connected to the interrupt pin of the CPU.
- IR₀-IR₇ I Interrupt Request. Interrupt (18-25) requests are asserted by the peripherals. A request is made by pulling one of the IR pins high.
- INTA (26)IInterrupt Acknowledge. This
pin is connected to the CPU
group interrupt acknowledge
output. Three low pulses on
this pin causes the 8259 to
place a CALL instruction and
a destination address on the
DB pins. (One byte for each
INTA pulse.)
- $A_0(27)$ I This pin acts in conjunction with the CS, WR, and RD pins when Command Words are written and status is read from the 8259. It is typically connected to the CPU A₀ address line.

PROGRAMMING THE 8259

As the name implies, the 8259 is programmable; operation is controlled via software thru command words. There are two types of command words used for the 8259: Initialization Command Words (ICWs) and Operation Command Words (OCWs).

INITIALIZATION COMMAND WORDS (ICWs)

Before normal operation begins (i.e., after a system power-up), each 8259 in the system must be initialized by two or three ICWs. The ICWs tell each 8259:

- 1. If there are other 8259s in the system, and how they are connected.
- 2. The starting address of the service routines.
- 3. Whether the service routines are spaced 4 or 8 bytes apart.

Issuing an ICWl starts the 8259 initialization sequence. Once started, the initialization sequence must be completed before the 8259 can process interrupt requests. This applies to each 8259 in a multiple 8259 system. During the initialization sequence, the following occur automatically:

- 1. Each edge sense circuit is reset. Thus an IR input must make an inactive to active transition, after initialization, to generate an interrupt.
- 2. The Interrupt Mask Register is reset (no IR inputs masked).
- 3. IR7 is assigned priority level 7
- 4. The Status Read and Special Mask mode flipflops (explained later) are reset.

Each IR input has an address in memory associated with it. It is this address that is placed on the bus by the 8259 in response to the INTA pulses after the CALL is placed on the data bus. The addresses for all eight IR inputs are formatted in equally spaced intervals of either 4 or 8 bytes. If the service routine for a device is short, it may be possible to fit the entire routine within an 8-byte interval. Usually, however, the service routines require more than 8 bytes and the 4-byte interval is used to store a Jump (JMP) instruction which directs the 8080 to the appropriate routine. The 8-byte interval maintains compatibility with current 8080 RESTART instructions software, while the 4-byte interval is best for a compact Jump table. For each 8259, the starting address for this 32 or 64-byte page is programmable during initialization and can be located


anywhere in the memory map, starting on an even page boundary. To form the 16 bits needed for each address, address bits $A_{15}-A_6$ are user supplied in the ICWs and bits A_4-A_0 are inserted by the 8259. A₅'s generation depends upon whether 4 or 8-byte intervals are programmed. For 4-byte intervals, you program A₅ in ICW1. The 8259 supplies A₅ for the 8-byte interval selection. Figure 6 shows how the address is developed for each IR input.

REQUEST INPUT	,	8-BYTE INTERVAL- A15-A6 SUPPLIED IN ICWI AND ICW2									
	A4	A3	A2	A1	A0	A5	A4	A3	A2	A1	A0
IRO	0	0	0	0	0	0	0	0	0	0	0
IR1	0	0	1	0	0	0	0	1	0 1	1	0
IR2	0	1	0	0	0	0	1	0	0	0	0
IR3	0	1	1	0	0	0	1	1	0	0	0
184	1	0	0	0	0	1	0	0	0 1	1	0
IR5	1	0	1	0	0	1	0	1	0	0	0
IR6	1	1	0	0	0	1	1	0	0	0	0
IR7	1	1	1	0	0	1	1	1	0	0	0

Figure 6.	Address	Development
-----------	---------	-------------

The formats for ICW1 and ICW2 are shown in Figure 7. The 8259 interprets any command with $A_0=0$, $D_0=0$, and $D_4=1$ as an ICWI. Note that address bit A_0 is used as an additional control input for all command words. Bits F and S are the only yet undefined bits. Bit F (Format) determines the CALL address interval. If F=1, then addresses are in 4-byte intervals; if F=0, then the interval is 8 bytes. Bit S (Single) indicates if there is more than one 8259 in the system. If S=1, there is only a single 8259; S=O means multiple 8259s. ICW2 simply supplies the MSB of the address used as the start of the service routine page and is sent with $A_0=1$.


If the system contains multiple 8259s (ICWI bit S=0), an additional ICW is needed: ICW3. This word controls the master-slave relationship to ensure the correct 8259 places the service routine address on the bus. Multiple 8259 systems in general, and ICW3 in particular, are discussed in another section.



NOTE 1. SLAVE ID IS EQUALTOTHE CORRESPONDING MASTER IR INPUT.




Figure 8 shows the flow required for initialization. ICW1 is issued first, initiating the sequence. ICW2 must follow as the next command. With a single 8259, no ICW3 is required and the 8259 is ready to process interrupt requests immediately following ICW2. In order to ensure the integrity of any initialization or command sequence, interrupts must be disabled (by executing a DI instruction) over the initialization section of code. (Don't forget that interrupts are disabled automatically after the 8080 is reset.) Two typical initialization sequences are shown in Example 1.



LOC OBJ	SEL SOUNCE STATEMENT
	1 ; 2 ; 3 :LNITIALIZATION EXAMPLES 4 :
UDEA UDEB	5 ; 6 ¥755A LQU ØDAN 7 ¥755D EQU ØDBH 8 :
	9 : 10 :LXAMPLE: IN A SINGLE 8255 SYSTEM, THE 8259 IS INITIALIZED 11 : For A 4-BYLE INIERVAL JUMP TABLE STARTING AT 3968H 12 : FOR A 4-BYLE INIERVAL JUMP TABLE STARTING AT 3968H
8888 F3 8881 3576 8883 D3DA 8885 3639 8885 D3D6 8889 FK 8889 FK	14 INT591: D1 ; DISABLE INTERRUPTS FOR COMMANDS 15 W1 A,76H ;F+1,S=1, A6 & A5=1 16 OUT PT599, 28259 DOR A8=1 ICA1 17 W1 A, J9H :MAB LALL ADDRSSS BYTF 18 OUT PT598 ;8259 DOR A8=1 ICW2 19 FT : LANBLE INTERRUPTS 20 ; INITIALIZATION COMPLETE 21 ; 22 ;
KKBA F3	23 ; 24 ;EXAMPLE: WE WANT TO IMITATE THE RST INSTRUCTIONS 25 ; 26 ; 27 INT592: D1 ;DISABLE INTERKUPTS FOR COMMANDS
000A 13 0003 3502 0005 035A 0005 3500 0011 D3D5 0013 P8	28 MVI A, 02H ;F*0(5±1, A7-A5=0 29 OUT PT59A 8259 POP-A0+0 ICM1 30 MVI A, 00H :MS5 LALL ADDRESS BYTE 31 OUT PT590 8259 POPT A0+1 (VM2 22 FT EANALE INTERELPTS 33 ;INITIALIZATION COMPLETE
	34 : 35 ; 36 ; 37 : 38 ; 39 : 39 :

requests can generate an interrupt. However, these interrupts are only acknowledged if the 8080 has enabled interrupts, by executing an EI instruction, since the preceding interrupt. Figure 9 illustrates this point.



Once initialized, the 8259 is controlled using Operation Command Words. These words control the changing of priority modes, interrupt masks, and perform the End-of-Interrupt housekeeping.

Example 1. Initialization Sequences

OPERATION COMMAND WORDS (OCWs)

After initialization, the 8259 is ready to accept interrupt requests on the IR inputs. However, during operation, the 8259 can be commanded to operate in a variety of priority modes through the Operation Command Words (OCWs). The various modes and their associated OCWs are described below.

Fully Nested Mode

The 8259 handles requests in the Fully Nested mode without any OCW being written. In this mode, the IR inputs are assigned priorities such that IRO has the highest priority while 1R7 has the lowest. When an interrupt is acknowledged, the highest priority request is determined and its address vector is placed on the data bus. In addition, the corresponding bit in the ISR is set. This bit remains set until an End-of-Interrupt command is received by the 8259 from the service routine. While the ISR bit is set, all further requests of the same and lower priority are inhibited from generating an interrupt to the 8080. Higher priority During the main program, IR3 makes a request. Since interrupts are enabled, the 8080 is vectored to the IR3 service routine. During the IR3 routine, IR1 asserts a request. Since IR1 has higher priority than IR3, an interrupt is generated. Because the 8080 disabled interrupts in response to the IR3 interrupt, the IR1 interrupt is not acknowledged until an EI instruction is executed. Thus the IR3 routine has a "protected" section of code over which no interrupts are allowed. The IR1 routine has no such "protected" section since an EI instruction is the first one in its service routine.

What is happening to the ISR register? While in the main program, no ISR bits are set since no interrupts are in-service. When the 1R3 interrupt is acknowledged, the ISR3 bit is set. When the IR1 interrupt is acknowledged, both the ISR1 and the ISR3 bits are set, indicating that neither routine is complete. At this time, only IRO could generate an interrupt since it is the only higher priority input from those presently in-service.

To terminate the IR1 routine, the routine must infonn the 8259 that it is complete by resetting its ISR bit. It does this by executing the EOI command. The format for this command is shown in Figure 10. Note that the format is independent of the interrupt level and is thus called a Non-Specific EOI. The command simply resets the highest priority ISR bit which is set. This is necessarily the correct bit since, in the Fully Nested mode, the highest ISR bit corresponds to the last level acknowledged; which must have been a higher priority than other in-service levels in order to generate the interrupt in the first place.

		_						
		00	WZ N	ION	SPEC	IFIC	EOI	
			DAT	ΓΑ ΒΙ	JS FI	ELD		
A0	D7	D6	D5	D4	03	D2	D1	DO
0	0	0	1	0	0	0	0	0

Figure 10. Non-specific EOI Command Format

Getting back to the example, the EOI command for the IR1 routine has been executed, resetting the ISR1 bit.

The RET instruction transfers execution back to the IR3 routine. IRO-IR2 could now interrupt the IR3 routine again, since only the IR3 bit in the ISR is set. No further interrupts occur in the example, so the Non-Specific EOI command in the routine resets the ISR3 bit this time and the RET instruction causes the main program to resume at the pre-interrupt location. One important thing to remember: the non-specific EOI command should only be used when in the Fully Nested mode. Other EOI-type commands are used when in other modes. Let us discuss those other modes now.

Rotating Priority Commands

The Rotating Priority Commands serve in applications where the interrupting devices are of equal priority such as communication channels. The concept underlying rotating priority is that once a peripheral is serviced, all other equal priority peripherals should be given a chance to be serviced before the original peripheral is serviced again. This can be accomplished by assigning a peripheral the lowest priority after being serviced. Thus, in the worst case, the device would have to wait until all other devices are serviced before being serviced again. OCW2 contains three commands which support rotating priority: two involve End-of-Interrupt [Rotate-at-EOI (Auto) and Rotate-at-EOI (Specific)] and one (Set-Priority), is independent of EOI. OCW2 contains one additional command which is not directly related to rotating priority but is sometimes used in conjunction with it: Specific EOI.

Set-Priority Command

The Set-Priority Command in OCW2 allows the programmer to select the bottom priority device independently of an EOI; that is, without affecting the ISR. Figure 11 shows the format for the Set-Priority Command. L2, L1, and IO code (in BCD) the IR input to be assigned the lowest priority. The priority of the remaining inputs are assigned accordingly. Example 2 illustrates the use of the Set-Priority Command.


								_
OCWZ SET PRIORITY								
DATA BUS FIELD								
A0 D7 D6 D5 D4 D3 D2 D1 D0	(I	RLE	VEL	то е	E PL	т	
0 7 1 0 0 0 L2 L1 L0	1	A	LO	NEST	PR	ORI	TΥ	
		1	2	3	4	5	6	7
	1.0 0	1	0	1	0	1	0	1
	L110	0	1	1	0	0	1	1
	(_{L2} 0	0	0	0	1	1	1	1


Figure 11.	Set-Priority	Command	Format
	••••	••••••••	


EXAMPLE:	STARTING W	ITH ANY PF	NORITY STRUCTURE, ASSIGN IR2 PRIORITY LEVEL 4
			CORRESPONDS TO IR2 BEING LEVEL 4. THUS L2 = 1, SET PRIORITY COMMAND
PRIORITY	BEFORE INPUT	AFTER INPUT	
HIGHEST	5	7	
	6	0	
	7	1	
	0	2	
	1	3	
	2	4	
	3	5	
LOWEST	4	6	
	_		
	Exam	pie 2.	Set-Priority Example

Rotate-at-EOI (Auto) Command

This command represents the "general purpose" implementation of Rotating Priority. When the Rotate-at-EOI (Auto) command is executed, the highest priority ISR bit is reset and priorities are rotated so that the request input of the ISR bit just reset is assigned the lowest priority. The format for the Rotate-at-EOI (Auto) command is shown in Figure 12. Since rotating priority implies that all peripherals are of equal importance, the service routines are usually sacrosanct; that is, the EI instruction is placed at the end of the routine (after the EOI) to ensure that the routine will not be interrupted. Example 3 shows the effect of executing a Rotate-at-EOI (Auto) command.









When using the commands that rotate priorities, it is possible that the 8259 will not be able to determine the last level acknowledged (especially if nesting is allowed). If Rotate-at-EOI (Auto) is the only command used to reset ISR bits, then there is no problem. When a number of different commands are used a problem could occur. To prevent the 8259 from becoming confused. two commands that reset specific ISR bits are provided: the Rotate-at-EOI (Specific) and the Specific EOI commands.

Rotate-at-EOI(Specific)Command

This command ensures that the correct ISR bit is reset at the end of a service routine because the bit to be reset is specified in the command itself. Additionally, the priorities are rotated so that the specified level is at the bottom. The format for the Rotate-at-EOI (Specific) command is shown in Figure 13. Example 4 illustrates this command.

·		_						
OCW2 ROTATE AT EOI (SPECIFIC]								
DATA BUS FIELD								
A0 D7 D6 D5 D4 D3 D2 D1 00 (ISR BIT TO BE RESET A	NDIR							
0 1 1 1 0 0 L2 L1 L0 LEVEL TO BE PUT AT LOWES	F PRIORIT	TΥ						
0 1 2 3 4 5	57							
	0 1							
0 1 2 3 4 5 L0 0 1 0 1 0 1 L1 0 0 1 1 0 1 0 1 L2 0 0 0 1 1 0 0 1 1 0	1 1							
	11							
Figure 13. Rotate-at-EOI (Specific) Command Format								






If the rotation of priorities is not desired, the Specific-EOI command is used.

Specific-EOI Command

The Specific-EOI command is identical to the Rotate-at-EOI (Specific) command except that priorities are not rotated after the ISR bit is reset. The Specific-EOI command format is shown in Figure 14.





In summarizing the various commands which reset ISR bits, some words of caution are appropriate. If only the Fully Nested mode is used, the Non-Specific EOI can be used without problems. For any other mode, it is good practice to use the Endof-Interrupt commands which specify the ISR bit to be reset. No additional code is required and the reassurance of an unconfused 8259 during system debug is worth the effort. The OCW2 command words are summarized in Figure 15.


OCW2 COMMAND SUMMARY

COMMAND				DAT	TA B	US FI	ELD			OPERATION
	A0	D7	D6	D5	D4	D 3	D2	D1	DO	
NON-SPECIFIC EOI	0	0	0	1	0	0	0	0	0	RESET HIGHEST ISR BIT
SPECIFIC EOI	0	0	1	1	0	0	L2	L1	LO	RESET ISR SPECIFIED BY L2-LO
ROTATE-AT-EOI (AUTO)	0	1	0	1	0	0	0	0	0	RESET HIGHEST ISR BIT AND ASSIGN LOWEST PRIORITY
ROTATE-AT-EOI (SPECIFIC)	0	1	1	1	0	0	L2	L1	LO	RESET ISR SPECIFIED BY L2-LO AND ASSIGN LOWEST PRIORITY
SET-PRIORITY	0	1	1	0	0	0	L2	L1	LO	SET L2-LO LOWEST PRIORITY

Figure 15. OCW2 Command Summary

Interrupt Masks (OCW1)

OCW1 controls the Interrupt Mask Register (IMR). Through OCWI, individual bits in the IMR may be set or reset by the software at any time. As stated earlier, the IMR acts only on the output of the Interrupt Request Register (IRR). Even with an IR input masked, it is still possible to set the IRR bit. However, no interrupt can be generated from the request since the IMR blocks the Priority Resolver from seeing the set IRR bit. If the IMR bit is reset while the IRR bit is set, the Priority Resolver can then see the IRR bit and an interrupt could be generated. After initialization, any command with $A_0=1$ is interpreted as an OCW1, see Figure 16.



Special Mask Mode (OCW3j

The last Operation Command Word is OCW3. This word controls two additional modes plus the reading of the various registers. The first mode is the Special Mask Mode (SMM).

Let us say that you are in a service routine that contains a section of code where you want all interrupts enabled: that is, you want to allow your lower priority devices to generate interrupts. You could accomplish this by using an EOI command to reset the ISR bit corresponding to the routine we are in. But resetting the ISR bit is irreversible and the lower priority devices remain enabled until another interrupt on your level occurred. The effect of the ISR bit can be temporarily suspended by first masking the input that is in-service and then setting the Special Mask Mode. Once SMM is set, it remains in affect until it is reset. The format to set and reset SMM is shown in Figure 17. The only requirements for SMM are that the level corresponding to the routine setting SMM must be masked through OCW1 and that interrupts are enabled. Example 5 shows how to enable interrupts over a particular section of code.

A0 D7 D 0 – S don't care	1 S2 0 1 0	D 2 D1 D0
; EXAMP	LE: IR4 IS IN-SER PRIGHITY INPUTS	VICE AND WE WISH TO ENABLE LOWER OVER A PARTICULAR SECTION OF COLE.
;IR4 S	ERVICE ROUTINE WH	ICH CONTAINS SPECIAL MASK MODE
IR4:	ΣI	;ENABLE INTERKLPTS
	;157 PART OF SE ;LOWER PRIORITY	RVICE ROUTINE - INPUTS DISABLED.
	DI	DISABLE INTERRUPTS FOR COMMANLS
	MVI A,108 OUT P159B	;MASK 184 :8259 PUHT AØ=1
	MVI A,48H OUT PT59A	;SET ≦MM :8259 PORT A0=0
	£1	ENABLE INTERRUFIS
	; ; 2ND PART OF SE	RVICE ROLINE-
	LOWER PRIGRITY	INTERREPTS ENABLED
	DI	DISABLE INTERRUPTS FOR COMMANDS
	MVI A,68H OUT PT59A	;RESET SMM ;8259 P∪RT A8=0
	MVI A,00H	;REMOVE MASK ON IN4 ;8259 pukt A0≖1
	00% P1596 El	LENABLE INTERFUETS
	LOWER PRICEITY	;RVICE ROUTINE - (INPUTS DISABLED Arropriate 601.
	kLT	REIUEN
	Example 5.	Special Mask Mode

Note that SMM applies to all masked levels when set. If IR1 interrupts the IR4 routine in the above example while SMM is set, and then masks itself, IR2 and 1R3 are enabled.

Polled Mode (OCW3)


The 8259 also supports the polled interrupt method of I/O cervicing mentioned earlier. Rather than having the processor poll the peripherals in order to find the actual interrupting device, the processor polls the 8259. This allows the use of all of the aforementioned priority modes. Additionally, both the polled and vectored interrupt methods can be used within the same program.

Bacically. the polling is implemented by allowing the programmer to initiate a software controlled interrupt acknowledge through the "P" bit in OCW3. This interrupt acknowledge behaves exactly as the first "normal" hardware acknowledge; that is, the ISR bit of the highest priority input is set. The 8259 then enables a special word onto the data bus. This word shows whether an interrupt has occurred and what the highest ISR bit is.

To initiate a poll, interrupts must first be disabled; either by executing a DI instruction or from having an interrupt occur. Then an OCW3 with P=1 is sent to the 8259 using an OUTput command (or a \overline{WR} pulse). The next \overline{RD} pulse (possibly from an INput command) is treated as an interrupt acknowledge, and the following word is placed on the data bus:

Service to the requesting device is achieved by the software decoding this word and branching to the appropriate service routine. Every time a poll is to be performed, the OCW3 must be written before the \overline{RD} pulse. If a poll is performed without an interrupt having occured or with no request inputs in-service. the returned word is 1=0 and LO, L1, and L2=1. The format for OCW3 Poll Command is shown in Figure 18.


To illustrate the Polled mode, consider a system where the 8259 and the 8080 are on different cards, and the system bus does not contain a line for the INTA interrupt acknowledge, although interrupt request lines are provided. In this instance, the Polled mode is the only way to take advantage of the 8259's prioritizing features. The INT pin of the 8259 is connected to the Interrupt Request line of the system bus while the 8259 INTA pin is simply held high. The 8080 card must contain logic to jam either a CALL or a RST instruction on the card's data bus in response lo an interrupt on the system bus (either an 8359 on the processor card or an 8228 would accomplish this). The RST or the CALL vectors the 8080 to a polling routine. The polling routine simply writes an OCW3 with P=1 to the off-board 8259 port followed by an input at the same port. The 8259 then releases the above word onto the system data bus. The polling routine then decodes the returned word and vectors the 8080 to the appropriate service routine.



This method can be extended to multiple off-board 8259s. Each 8259 is polled and the returned word indicates whether the selected 8259 is the one which generated the interrupt. Do not forget that even though the CALL features of the off-board 8259 are not being used, each 8259 must receive an initialization sequence. In this case, the starting address specified in the ICWs could be a "fake".

Reading the 8259 Status (OCW3)

The contents of the IRR, the ISR, and the IMR can be read to update the user information on the system. The registers are read by issuing the appropriate OCW3 and then reading with an INput instruction or $\overline{\text{RD}}$ pulse. The OCW3 words for reading the IRR and the ISR are shown in Figure 19.





There is no need to write an OCW3 before every status read as long as the status read corresponds with the previous one; i.e., the 8259 "remembers" whether the ISR or the IRR has been previously selected by the OCW3.

For reading the IMR, an OUTput instruction (or \overline{WR} pulse) is not necessary to precede the INput instruction (or \overline{RD} pulse). The 8259 data lines contain the IMR whenever \overline{RD} is active and $A_0=1$. Thus an INput instruction to the 8259 $A_0=1$ port reads the IMR at any time.

A summary of OCW3 command words is shown in Figure 20.

			0.014/	3 COI					,		
				3 001	VIIVIA	ND 3		IART			
COMMAND		1		DAT	A BI	JS FI	ELD				OPERATION
	A0	D7	D6	D5	D 4	D 3	D 2	D1	DO		
POLL MODE	0	-		0	0	0	1	1	0	0	POLL ON NEXT RD
READ ISR	0	-		0	0	0	1	0	1	1	READ ISR ON NEXT RD
READIRR	0	-		0	0	0	1	0	1	0	READ IRR ON NEXT RD
SET SMM	0	-		1	1	0	1	0	0	0	SET SMM
RESET SMM	0	-		1	0	0	1	0	0	0	RESET SMM

Figure 20. OCW3 Command Summary

CASCADING THE 8259

As mentioned earlier, more than one 8259 can be used to expand the priority interrupt scheme to up to 64 levels without additional hardware. In such cases, one 8259 acts as a master, and the others serve as slaves. Figure 21 shows a system containing a master and two slaves providing a total of 22 levels of interrupt.

Hardware-wise, the master is designated by a "high" on the \overline{SP} pin, while the \overline{SP} pins of the slaves are grounded. Additionally, the INT output pins of the slaves are connected to the IR input pins of the master. Any IR master pin can be used to support a slave. The CASO-2 pins for all 8259s are paralleled. These pins act as outputs when the 8259 is a master and act as inputs for the slaves. The CASO-2 pins serve as a private 8259 bus to control which slave has control of the system data bus when the destination address is issued to the 8080.

The sequence of events for a valid interrupt request on a slave is covered here. The slave IR input makes an inactive-to-active transition. Assuming this request is higher priority than other requests and in-service levels on the slave, the slave's INT pin is pulled high, signaling the master of the request. Assuming that this request to the master is higher priority than other master requests (possibly from other slaves) and master in-service levels, the master's INT pin is pulled high, interrupting the 8080. When this interrupt is acknowledged by the 8080, the master places the CALL instruction on the data bus. The master knows that the original request was on a slave (from ICW3 that will be covered shortly) and then puts the interrupted slave's ID on the CAS lines. This causes the slave to




Figure 21. Cascaded System Diagram

place on the bus its preprogrammed address for the requesting input during the second and third \overline{INTAs} . The appropriate ISR bits for both the master and slave are set. This completes the interrupt request.

Several things should become evident from the above sequence. First, because there are two ISR bits that are set by an acknowledged slave interrupt, two EOI commands must be issued; one for the master and one for the slave. And second, each 8259 must have a separate initialization sequence. This gives each IR input a unique address plus defines how the master and slaves are interconnected. This interconnection is specified in ICW3. The master ICW3 tells the master which of its IR inputs are connected to slaves. The slave ICW3 tells the slave which IR master input it is connected to. This IR input is the slave's ID. The format for ICW3 is shown in Figure 7. Also note that each slave could receive commands to operate in different modes: i.e., one slave could be in Rotating Priority while the other is in Fully Nested mode.

An initialization sequence is illustrated in Example 6. The master's jump table starts at OOH, slave A's at 20H, and slave B's at 40H; all with 4-byte intervals. The master ICW3 shows that there are slaves on IR inputs 3 and 6. Slave A ICW3 shows its ID as 3, indicating that it is the slave connected to the master IR3. Slave B's ID is 6 and it is connected to the master IR6. The priority levels are now arranged as shown.

					DAT	FA E	US	FIEL	D		
		A0	D7	D6	D 5	D4	D3	D2	D1	DO	HE
MASTER	ICW1	0	0	0	0	1	0	1	0	0	14
	ICW2	1	0	0	0	0	0	0	0	0	00
	ICW3	1	0	1	0	0	1	0	0	0	48
SLAVEA	ICW1	0	0	0	1	1	0	1	۵	0	32
	ICW2	1	0	0	0	0	0	0	0	0	00
	ICW3	1	0	0	0	0	0	0	1	1	03
SLAVE B	ICW1	0	0	٦	0	1	0	1	0	0	54
	ICW2	1	0	0	0	0	0	0	0	0	00
	ICW3	1	0	0	0	0	0	1	1	0	06
LOWEST	PRIORIT	TY ST	RUC	TUR	E	ніс	GHES	т			

Example 6. Cascaded Initialization

Some special housekeeping software in the slave interrupt service routines is required in order to preserve a truly Fully Nested structure. Why? Notice that if level SA5 (IR5 on slave A) is inservice (both the Slave A ISR5 bit and the master ISR3 bit are set) and level SA2 is asserted, then the priority structure of the slave will assert an interrupt to the master. But the master's ISR bit for that level is already set from the SA5 request. This will prohibit the request from being acknowledged until the master receives an EOI, thus losing the true Fully Nested structure since a request on SA2 should interrupt a SA5 service routine.

To solve this dilemma, the first task upon entering a service routine of a device connected to a slave is to mask off the lower priority master IR inputs. (in this case, M7, M6, M5, and M4). Then issue an EOI to the master for the input the slave is connected to (Specific EOI M3). This enables the master to accept higher priority interrupts from the slave. The masking process allows any interrupt request from a higher priority (higher than SA5) to be acknowledged and any lower priority request (M7 thru SA6) to be ignored. If the lower priority master inputs were not masked, the master would acknowledge a request on, for instance M7. since the M3 ISR bit is reset by the master EOI.

Software must also maintain the information that level SA5 is the lowest priority slave in-service. This is because the masks on the lower priority master inputs must be removed upon completing a service routine, but only by the lowest in-senrice slave level. If SA2 is the only in-service level then it resets the masks. However, in the main example. the SA2 routine returns to the SA5 routine. In this case, SA2 should not reset the masks, but allow SA5 to reset them just before returning. This can be accomplished by reading and saving the master IMR upon entering a slave input service routine arid then restoring it upon leaving. Figure 22 is an example of how the SA5 service routine should look. This form should be followed for all service routines of devices connected to slave IR inputs.

APPLICATION EXAMPLES

POWER FAIL/AUTO-START WITH BATTERY BACKED-UP RAM

The first application illustrates the 8259 used in the Fully Nested mode in supporting a battery back-up scheme for the RAM (Random Access Memory) in a microcomputer system. Such a scheme is important in numerical and process control applications. The entire microcomputer system could be supported by a battery back-up scheme, however, due to the large amount of current usually required and the fact that most machinery is not supported by an auxiliary power source, only the state of calculations and variables usually need to be saved. In the event of a loss of power, if these items are not already stored in RAM, they can be transferred there and saved using a simple battery back-up system.

OC	OB	sey		SOURCE	STATEMENT	
		Ι	;			
		3	LODAT	F 6 -		
0DB			HSPTB		PDBB	MASTER FORT WITH AREL
ADB			MSPTA			MASTER PURT WITH ANER
DEA			SLPTA			
			;		- 0	,
			-			
				E SAS SI	ERVICE ROU	TINE
0000	D5	10	SA5:	PUSH	D	SAVE DE
0001	C5	11		PUSH	н	SAVE BC
0002	£5	12		PUSH	Ĥ	SAVE DL
8003	F5	13		PUSH	PSW	SAVE A PLUS FLAGS
	DBOB	14		IN	MSPTB	REAL MASTER IMR
8006	5F	15		MOV	Ł,A	STÜRE IN E
	3670	16		MVI		;MASK LOWER MASIER M7-M4
	DJJB	17		OUT	MSPTB	
	3663	18		MV 1	А,БЭН	
	DBDA	19		OUT	MSPTA	
800F	FB	20		ΕI		;ENABLE INTERRUPTS
		21				
						T ITSELF FOR HIGHER PRIORITY
				RUP15.	ACTUAL SE	RVICE ROUTINE GOES HERE.
			;			
0010		25		D1		;DISABLE INTERRUPTS FOR COMMAND
	3E 2 Ø	26			А,20Н	;NON-SPECIFIC EDI FOR SLAVE
	DJEA	27		OOT	SLPTA	SLAVE A PURT AD=D
0015		28		MOV	A,E	RESTORE MASTER IMR INTO A
	DEDB	29		401		MASTER PORT AB=1
0018		30		POP	PSW	RESTORE A PILS FLAGS
8819		31		POP	н	; RESTORE HL
001A		32		POP		RESTORE BC
001B		33		POP	D	; ALSTORE DE
001C		34		E I		RE-ENABLE INTERFORTS
001D	09	35		RET		; DONE, SO REILEN
		36				
			;			
		38		ENC		

Figure 22. Sample Slave Service Routine

The vehicle used in this application is the Intel[®] SBC 80/20 Single Board Computer. The SBC 80/20 contains an 8259 on-board along with control lines helpful in implementing the power-down and automatic restart sequence used in a battery back-up system. The SBC 80/20 also contains userselectable jumpers which allow the on-board RAM to be powered by a supply separate from the supply used for the non-RAM components. Also, the output of an undedicated latch is available to be connected to the IR inputs of the 8259 (the latch is cleared via an output port). In addition, an undedicated, buffered, input line is provided, along with an input to the RAM decoder that will protect memory when asserted.

The additional circuitry to be described was constructed on an SBC 905 prototyping board. An SBC 635 Power Supply was used to power the non-RAM section of the 80/20 while an external DC supply was used to simulate the back-up battery supplying power to the RAM. The SBC 635 was used since it provides an open collector ACLO output which indicates that the AC input line voltage is below 1031206 VAC (RMS).

The following is an example of a power-down and restart sequence that introduces the various power fail signals.

- 1. An AC power failure occurs and the ACLO goes high (ACLO is pulled up by the battery supply). This indicates that DC power will be reliable for at most 7.5 ms. The power fail circuitry generates a Power Fail-Interrupt (PFI) signal. This signal sets the PFI latch, which is connected to the IRO input of the 8259, and sets the Power Fail Sense (PFS) latch. The state of this latch will indicate to the processor, upon reset, whether it is coming up from a power failure (warm start) or if it is coming up initially (cool start).
- 2. The processor is interrupted by the 8259 when the PFI latch is set. This pushes the pre-power-down program counter onto the stack and calls the service routine for the IRO input. The IRO service routir.. saves the processor status and any other needed variables. The routine should end with a HALT instruction to minimize bus transitions.
- 3. After a predetermined length of time (5 ms in this example) the power fail circuitry generates a Memory Protect (MPRO) signal. All processing for the power failure (including the interrupt response delays) must be completed within this 5 ms window. The MPRO signal ensures that spurious transitions on the system control bus caused by power going down do not alter the contents of the the RAM.
- 4. DC power goes down.
- 5. AC power returns. The power-on reset circuitry on the 80/20 generates a system RE-SET.
- 6. The processor reads the state of the PFS line to determine the appropriate start-up sequence. Ths PFS latch is cleared, the MPRO signal is removed, and the PFI latch driving JRO is cleared by the Power Fail Sense Reset (PFSR) signal. The system then continues from the pre-power-down location for a warm start by restoring the processor status and

popping the pre-power-down program counter off the stack.

Figure 23 illustrates this timing.

Figure 24 shows the block diagram for the system. Notice that the RAM, the RAM decoder, and the power-down circuitry are powered by the battery supply.

The schematic of the power-down circuitry and the SBC 80/20 interface is shown in Figure 25. The design is very straightforward and uses CMOS logic to minimize the battery current requirements. The

Cold Start switch is necessary to ensure that during a cold start, the \overline{PFS} line is indicating "cold start" sense (\overline{PFS} high). Thus, for a cold start, the Cold Start switch is depressed during power on. After that, no further action is needed. Notice that the \overline{PFI} signal sets the on-board PFI latch. The output of this latch drives the 8259 IRO input. This latch is cleared during the restart routine by executing an OUTput D4 H instruction. The state of the \overline{PFS} line may be read on the least significant data bus line (DBO) by executing an INput D4 H instruction. An 8255 Port (8255 #1, Port C, bit 0) is used to control the \overline{PFSR} line.








Figure 23. Power Down - Restart Timing









The Fully Nested mode for the 8259 is used to ensure that IRO always has the highest priority. The remaining IR inputs can be used for any other purpose in the system. The only constraint is that the service routines must enable interrupts as early as possible. Obviously, this is to ensure that the power-down interrupt does not have to wait for service. If a rotating priority scheme is desired, another 8259 could be added as a slave and be programmed to operate in a rotating mode. The master would remain in the Fully Nested mode so that the IRO still remains the highest priority input.

The software to support the power-down circuitry is shown in Figure 26. The flow for each label will be discussed.

LOC	OBJ	SEQ	SOURCE STATEMEN						
		1:			8825 C9 8826 E5 8627 E5 8628 E5 8628 E5 8624 25 8624 21 8624 21 8624 22 8624 22 8624 22 8624 22 8624 22 8625 25 8625 22 8625 22 8655 2	50	RET		; RETURN
			DOWN AND RESTAL	RT FOR THE SBC 80/20		51;			
		3;		1 100 100 000 00,20			ER DOWN ROUT:	INE TO	SAVE REGISTERS AND STATUS
			EQUATES:			53;			
00DA 00DB		5 PT59A	EQU ØDAH	;8259 PORT WITH A0=0	0026 55	54 KEGS 55		PSW B	SAVE A FLUS FLAGS
00E7		6 PT598 7 PPI1CT	EQU 0000 EQU 0271	;8259 PORT WITH A0=1 ;8255 11 CONTROL PORT	##28 D5	56		n D	SAVE HL
BBE6		8 PPIIC	EQU 0E6H	18255 11 PORT C	W029 C5	57		6	SAVE BC
3800		9 SPSAVE		SP STORAGE IN RAM	002A 210060	58			GET SET TO GET SE
8081		18 JPT	EQU Ø1H	MSB OF 8259 JUMP TABLE	Ø02D 39	59		SP	SP NOW IN HL
		11 ;	-	,	062E 220038	68	SHLD S	SPSAVE	SAVE SP IN RAM
			LING POINT AFTER			61	;		
		13 ;		;READ PFS/ STATUS ;PFS/ on dBØ, put in carry ; pFS/=1, then cold start		62	;EOI NOT	REALLY	NEEDED BUT INCLUDED FOR COMPLETENES:
8888 8888		14 15 START:	CRG ØH		H431 35 H	63 64	:		NUM CONTRACTOR AND AND A
8882		15 START: 16	IN ØD4H RAR	TREAD PFS/ STATUS	0031 3E20 0033 D3CA	65			;NUN-SPECIFIC EDI ;8259 PORT WITH A0=0
	DA2001	17	JC CSTAR	PEST ON DED, PUT IN CARRI	0035 76	66	HLT	FIJJM	HALT - GO DOWN GRACEFULLY
	2	18 :	ue comme	, FFS/-1, THEN COLD START	0000 10	67 :	1164		JANET GO DOWN GRACEFUEL
		19 WSTAR	LOCATION. PFS.	=0, THEN WARM STAR1			9 JUMP TABLE.	. ONLY	IRØ IS DELE, OTHERS DIRECTED TO RAM
		20;				69;			
8886		21 WSTART:		;SET 8255 #1 10 OUTPUT MODE		70			
0008	D3E7	22		\$8255 CONTROL PORT	ย่งเย	71		1004	
		23	;		0100 C32600 0103 00			LEGSAV	; IR0
		25	;MPRO/ AND CL	ARE DESIGNED TO LOW WHICH REMOVES	0104 C31038	74	JMP	38106	: IR1
		26	i i i i i i i i i i i i i i i i i i i	ARD FED LATER	0107 00	75	NOP	20168	,181
ABBB	3EØ1	27	MVI A,018	;RLTURN PFSR/ HIGH	#108 C32#38	76		3820H	:IK2
BBBC		28	OUT PPI1C	:8255 #1 PORT C	818B 88	77	NOP		,
BBBE		29	OUT ØD4H	;RESET PF1 LATCH	NJAC C33N38	78		383ØH	; IR3
	CD1D00 2A0038	30 31	CALL INIT	;GO INITIALIZE EVERYTHING	010F 80	79	NOP		
0016		32	LHLD SPSAVE SPHL	, RETRIEVE SP FROM RAM	0110 C34038	60 81		3840H	; IR4
6617		33	POP 6	BESTORE BC	4114 035438	82	JMP	385088	: 185
001B	D1	34	POP D	RESTORE DE	0117 AN	83	NOP	30,260	1185
0019		35	POP H	RESTORE HL	0118 C36038	84		386ØH	: 1 R 6
001A		36	POP PSW	RESTORE A PLUS FLAGS	0118 00	85	NOP		
001B		37	EI	;ENABLE INTERRUPTS	011C C37038	86		387ØH	;IR7
881C	C9	38 39	RET	; PRE-POWER-DOWN PC ON TOP	011F 00	87	NOP		
		48 :		OF STACK SO RETURN TO IT		88 ;			
			LIZATION ROUTE	E. AT LEAST DO 8259		90 ;	D START LOCA	110N. U	SER'S PROGRAM ENTERS HERE.
		42 ;	Distantion Rootin	L. AI LEASI DO 6235	0120 31803F	91 CSTA	RT: LXI !	5P,3F80	H ;INITIALIZE SP
001D		43 INIT:	MVI A,16H	:F=1,S=1,A7-A5=0 ICW1	0123 CD1100	92			INITIALIZE EVERYTHING ELSL
001F		44	OUT PT59A	:8259 PORT WITH A0=0	0126 D3D4	93			RESET PFI LATCH
8021		45	MVI A, JPT	MSB OF JUMP TABLE ICW2	0128 FB	94	EI		ENABLE INTERRUPTS
8823	D3DB	46 47	OUT PT59B	;8259 PORT WITH A0=1		95	;		
		48	ADD ANY OTHER	LL MARES PPSR/ GO LOW WHICH REMOVES ARRS PTS LATCH "RETURN PPSR/ HIGH 18155 T 19 ORT C GO INITIALIZE EVERYTHING GO INITIALIZE EVERYTHING I RETRIEVE SP FROM RAM PUT BACK INTO SP RESTORE BC I RESTORE BC I RESTORE A PLUS FLAGS (ENABLE INTERNOPTS PRE-POWER-FLOWN PC ON TOP (OF STACK SO RETURN.TO IT ME. AT LEAST DO 8259 (F=1,S=1,A7-A5=0 ICM1 12259 PCOT WITH A0=0 PMSB OF JUMP TABLE ICM2 (#2539 PCOT WITH A0=1 INITIALIZATIONS HERE		96		OGRAM 5	TARTS HERE
		49	ADD ANY OTHER	INITIALIZATIONS HERE		97 98	7 END		2011
			,			30	LIND		; DONE

Figure 26. Power-down Software

After any system reset, the processor starts execution at location 0000H (START). The PFS status is read and execution is transferred to CSTART if **PFS** indicates a cold start (i.e., someone is depressing the Cold Start switch) or WSTART if a warm start is indicated (PFS low). CSTART is the start of the user's program. The Stack Pointer (SP) and device initialization was included just to remind the reader that these must occur. The first EI instruction must appear after the 8259 has received its initialization sequence. The 8259 (and other devices) are initialized in the INIT subroutine. Four-byte intervals are selected for the 8259 since a jump table is being used (F=1) and S=1 since there is only one 8259 in the system. After initialization, the user's program is executed.

When a power failure occurs, execution is vectored by the 8259 to REGSAV by way of the jump table at JSTART. The pre-power-down program counter is placed on the stack. REGSAV saves the processor registers and flags in the usual manner by pushing them onto the stack. Other items, such as output port status, programmable peripheral states, etc., are pushed onto the stack at this time. The Stack Pointer (SP) could be pushed onto the stack by way of the register pair HL but the top of the stack can exist anywhere in memory and there is no way then of knowing where that is when in the power-up routine. Thus, the SP is saved at a dedicated location in RAM. It is not really necessary to include an EOI command in REGSAV since power will be removed from the 8259, but one is included for completeness. The final instruction before actually losing power is a HALT. This minimizes somewhat spurious transitions on the various busses and lets the processor die gracefully.

On reset, when a warm start is detected, execution is transferred to WSTART. WSTART activates PFSR by way of the 8255 (all outputs go low when the 8255 is initialized). In the power-down circuitry, PFSR clears the PFS latch and removes the MPRO signal which then allows access to the RAM. WSTART also clears the PFI latch which arms the 8259 IRO input. Then the 8259 is reinitialized along with any other devices. The SP is retrieved from RAM and the processor registers and flags are restored by popping them off the stack. Interrupts are then enabled. Now the prepower-down program counter is on top of the stack, so executing a RETurn instruction transfers the processor to exactly where it left off before the power failure.

Aside from illustrating the usefulness of the 8259 (and the SBC 80/20) in implementing a power failure protected microcomputer system, the above application should also point out a way of preserving the processor status when using interrupts.

78 LEVEL INTERRUPT SYSTEM

The second application illustrates the use of both the Fully Nested and Polled modes in implementing an interrupt structure with greater than 64 levels. The 8259 supports up to 64 levels with direct vectoring to the service routine. Extending the structure to greater than 64 levels requires the use of polling. A 78 level structure is used as an illustration, however the principles apply to systems with up to 512 levels.

To implement the 78 level structure, 3 tiers of 8259s are used. Nine 8259s are cascaded in the master-slave scheme giving 64 levels at tier 2. Two additional 8259s are connected, by way of the INT outputs, to two of the 64 inputs. The 16 inputs at tier 3, combined with the 62 remaining tier 2 inputs, give 78 total levels. The Fully Nested structure is preserved over all levels although direct vectoring is supplied for only the tier 2 inputs. Software is required to vector any tier 3 requests. Figure 27 shows the tiered structure used in this example. Notice that the tier 3 8259s are connected to the bottom level slave (SA7). This simplifies the housekeeping required in the service routines since the IMR of the master does not have to be changed as discussed in the cascading section. The master-slaves are interconnected as shown before, while the tier 3 8259s are connected as "masters"; that is, the SP pins are pulled high and the CAS pins are left unconnected. Since these 8259s are only going to be used in the polled mode, no \overline{INTA} is required, therefore the \overline{INTA} pins are pulled high.

The concept used to implement the 78 levels is to directly vector to all tier 2 input service routines. If a tier 2 input contains a tier 3 8259, the service routine for that input will poll the tier 3 8259 and branch to the tier 3 input service routine based on the word returned during the poll. Figure 28 shows how the jump table is organized assuming a starting location of 1000H and contiguous tables for all the tier 2 8259s. Note that "SA35" denotes the IR5 input of the slave connected to the master IR3 input. Also note that for the normal tier 2 inputs, the jump table vectors the processor directly to the service routine for that input, while for the tier 2 inputs with 8259s, the processor is vectored to a service routine (i.e., SB0) which will poll to determine the actual tier 3 input requesting service. The polling routine utilizes the jump table starting at 1200H to vector the processor to the correct tier 3 service routine.




Figure	27.	78	Level	Diagram
--------	-----	----	-------	---------


OCATION	8259	CODE		COMMENTS
1000 H	SA0	JMP	SA00	; SA00 SERVICE ROUTINE
101С Н		JMP	SA07	: SA07 SERVICE ROUTINE
1020 H	SA1	JMP	SA10	; SA10 SERVICE ROUTINE
103С Н		JMP	SA 17	; SA17 SERVICE ROUTINE
		· _ ···		
	•			; SA20-SA67 SERVICE ROUTINES
10E0 H	SA7	JMP	SA70	; SA70 SERVICE ROUTINE
•				
10F8 H 10FC H		JMP JMP	SB0 SB1	; SB0 POLL ROUTINE ; SB1 POLL ROUTINE
1200 H	SBO	JMP	SB00	; SB00 SERVICE ROUTINE
121C H		JMP	SB07	; SB07 SERVICE ROUTINE
1220 H	SB1	JMP	SB10	; SB10 SERVICE ROUTINE
123С Н		JMP	SB17	; \$B17 SERVICE ROUTINE

Each 8259 must receive an initialization sequence regardless of the mode. Since the tier 1 and 2 8259s are in cascade, they require all three ICWs. The tier 3 8259s require only ICW1 and ICW2 since only polling will be used on them and they are connected as masters. The initialization sequence for each tier is shown in Figure 29. Notice that the master is initialized with a "dummy" jump table starting at 00H since all vectoring is done by the slaves. The tier 3 devices also receive "dummy" tables since only polling is used on tier 3.

OUT MPTA : MASTER PORT A0=0 MVI A, 00H : DUMMY ADR ICW2 OUT MPTB : MASTER PORT A0=1 MVI A, FFH : S7-S0=1 OUT MPTB : MASTER PORT A0=1 INITIALIZE SA SLAVES – X DENOTES SLAVE ID (SEE KEY) SAXINT: MVI A, a WI A, a : SEE KEY SAXINT: MVI SAXPTA OUT SAXPTA : SAXPORT A0=0 MVI A, 10H : ADR MSB OUT SAXPTB : SAXPORT A0=1 MVI A, 0XH : SA OUT SAXPTB : SAXPORT A0=1 MVI A, 0XH : SA OUT SAXPTB : SAXPORT A0=1 INITIALIZE SB SLAVES - INITIALIZE AS MASTERS (SINGLE) SBINTA SBOINTA MVI A, 16H GUT SBOPTA : SBO PORT A0=0 MVI A, 16H : F=1, S=1, A7-A5=0 GUT SBOPTB : SB0 PORT A0=1 MVI A, 16	INTIALI	ZE MAST	ER	
MVI A. 00H DUMMY ADR ICW2 OUT MPTB : MASTER PORT A0=1 MVI A, FH : S7-S0=1 ICW3 OUT MPTB : MASTER PORT A0=1 INITIALIZE SA SLAVES - X MASTER PORT A0=1 INITIALIZE SA SLAVES - X ME MASTER PORT A0=1 INITIALIZE SA SLAVES - X SAXPORT A0=0 MVI A, 10H : SAXPORT A0=0 OUT SAXPTA : SAXPORT A0=1 MVI A, 00H : SAXPORT A0=1 MVI A, 0XH : SA ID ICW3 OUT SAXPORT A0=1 INITIALIZE SB SLAVES - INITIALIZE AS MASTERS (SINGLE) SB0INT: MVI A, 16H : F=1, S=1, A7-A5=0 ICW1 OUT SBOPTA : SB0 PORT A0=0 MVI A, 00H : DUMMY ADR ICW2 <	MINT:	MVI	A, 14H	; F-1, S-0, A7-A5-0 ICW1
OUT MPTB MASTER PORT A0=1 MVI A, FFH : \$7-\$0=1 ICW3 OUT MPTB MASTER PORT A0=1 INITIALIZE SA SLAVES – X DENOTES SLAVE ID (SEE KEY) GUT SAXINT: MVI A, a SEE KEY ICW1 OUT SAXPTA : SAXPORT A0=0 MVI A, 0 : SEE KEY ICW1 OUT SAXPTA : SAXPORT A0=0 MVI A, 10H : ADR MSB ICW2 OUT SAXPTB : SAXPORT A0=1 MVI A, 0AH : SAXPORT A0=1 REPEAT ABOVE FOR EACH SA SLAVE INITIALIZE SB SLAVES - INITIALIZE AS MASTERS (SINGLE) SBOINT-A : SB0 PORT A0=1 OUT SBOPTA : SB0 PORT A0=1 OUT SBOPTB : SB0 PORT A0=1 SBIINT: MVI A, 16H : F=1, S=1, A7-A5=0 ICW1 OUT SBIPTA : SB1 PORT A0=0 MVI MVI<		OUT	MPTA	; MASTER PORT A0=0
MVI A, FFH S7-S0=1 ICW3 OUT MPTB MASTER PORT A0=1 INITIALIZE SA SLAVES – X DENOTES SLAVE ID (SEE KEY) SAXINT: MVI A, 0 : SEE KEY ICW1 OUT SAXPTA : SAXPORT A0=0 MVI A, 10H : ADR MSB ICW2 OUT SAXPTB : SAXPORT A0=1 MVI A, 0XH : SAXPORT A0=1 MVI A, 0XH : SAXPORT A0=1 MVI A, 0XH : SAXPORT A0=1 MVI A, 0XH : SAXPORT A0=1 INITIALIZE SB SLAVES - INITIALIZE AS MASTERS (SINGLE) SB0INTA : SB0 PORT A0=1 SB0INTA MVI A, 16H : F=1, S=1, A7-A5=0 ICW2 OUT SB0PTA : SB0 PORT A0=1 ICW2 OUT SB0PTA : SB0 PORT A0=1 ICW2 OUT SB0PTA : SB0 PORT A0=1 ICW2 OUT SB1PTA : SB1 PORT A0=1 ICW2 <td></td> <td>MVI</td> <td>A, 00H</td> <td>; DUMMY ADR ICW2</td>		MVI	A, 00H	; DUMMY ADR ICW2
OUT MPTB ; MASTER PORT A0=1 INITIALIZE SA SLAVES - X DENOTES SLAVE ID (SEE KEY) SAXINT: MVI A, α ; SEE KEY OUT SAXPTA ; SAXPORT A0=0 MVI A, 10H ; SAXPORT A0=0 MVI A, 10H ; ADR MSB ICW2 OUT SAXPTA ; SAXPORT A0=0 MVI A, 10H ; ADR MSB ICW2 OUT SAXPTB ; SAXPORT A0=1 REPEAT ABOVE FOR EACH SA SLAVE INITIALIZE AS MASTERS (SINGLE) SBOINT A0=1 SBOINT A MVI A, 16H ; F=1, S=1, A7-A5=0 ICW1 OUT SBOPTA ; SB0 PORT A0=0 MVI MVI A, 00H ; DUMMY ADR ICW2 OUT SB1PTA ; SB1 PORT A0=1 SB1INT: MVI A, 16H ; F=1, S=1, A7-A5=0 ICW2 OUT SB1PTB ; SB1 PORT A0=1 SB1INT: MVI A, 16H ; DUMMY ADR ICW2 OUT		OUT	MPTB	; MASTER PORT A0=1
INITIALIZE SA SLAVES – X DENOTES SLAVE ID (SEE KEY) INITIALIZE SA SLAVES – X DENOTES SLAVE ID (SEE KEY) SAXINT: OUT SAXPTA SAXPORT A0=0 MVI A, a SEE KEY ICW1 OUT SAXPTA SAXPORT A0=0 MVI A, 0H OUT SAXPTB SAXPORT A0=1 MVI A, 0XH OUT SAXPTB SAXPORT A0=1 MVI A, 0XH OUT SAXPTB SAXPORT A0=1 INITIALIZE AS MASTERS (SINGLE) SBOINT A SBO PORT A0=0 MVI A, 16H F=1, S=1, A7-A5=0 OUT SBOPTB SBO PORT A0=1 MVI A, 16H F=1, S=1, A7-A5=0 OUT SBIPTA SBI PORT A0=1 MVI A, 00H DUMMY ADR ICW2 OUT SBIPTB SBI PORT A0=1 <t< td=""><td></td><td>MVI</td><td>A, FFH</td><td></td></t<>		MVI	A, FFH	
SAXINT: MVI A, α SEE KEY ICW1 OUT SAXPTA : SAXPORT A0=0 MVI A, 10H : ADR MSB ICW2 OUT SAXPTB : SAXPORT A0=1 MVI A, 0H : SA TOR MSB ICW2 OUT SAXPTB : SAXPORT A0=1 MVI A, 0H : SA TO ICW3 OUT SAXPTB : SAXPORT A0=1 REPEAT ABOVE FOR EACH SA SLAVE INITIALIZE SB SLAVES - INITIALIZE AS MASTERS (SINGLE) SBOINTA MVI A, 16H : F=1, S=1, A7-A5=0 OUT SBOPTA : SB0 PORT A0=0 MVI A, 0H : DUMMY ADR ICW2 OUT SBIPTA : SB1 PORT A0=0 MVI A, 0H : DUMMY ADR ICW2 OUT SBIPTA : SB1 PORT A0=1 SA INITIALIZATION KEY UNT SBIPTB : SB1 PORT A0=1 SA : MVI : MU OUT : SB1 PORT A0=1 : MU SA : MU : MU OUT : SB1 PORT A0=1 SA : MU		OUT	MPTB	; MASTER PORT A0≃1
OUT SAXPTA SAXPORT A0=0 MVI A, 10H ; ADR MSB ICW2 OUT SAXPTB SAXPORT A0=1 MVI A, 0XH ; SAXPORT A0=1 MVI A, 0XH ; SAXPORT A0=1 MVI A, 0XH ; SAXPORT A0=1 MVI A, 0XH ; SAXPORT A0=1 INITIALIZE SB SLAVES : SAXPTB ; SAXPORT A0=1 INITIALIZE AS MASTERS (SINGLE) SBOINT MVI A, 16H ; F=1, S=1, A7-A5=0 ICW1 OUT SBOPTA ; SB0 PORT A0=0 MVI A, 00H : DUMMY ADR ICW2 OUT SBOPTB ; SB0 PORT A0=1 SB1INT: MVI A, 16H : F=1, S=1, A7-A5=0 ICW2 OUT SBOPTB ; SB1 PORT A0=1 SB1INT: MVI A, 10H : DUMMY AD=1 CW2 OUT SB1PTA ; SB1 PORT A0=1 : SB1 SB1 CW2 OUT SB1PTB ; SB1 PORT A0=1 : SB1 : SB1	INITIAL	ZE SA SI	AVES - X DE	NOTES SLAVE ID (SEE KEY)
MVI A, 10H : ADR MSB ICW2 OUT SAXPTB : SAXPORT A0-1 MVI A, 0XH : SA SAXPORT A0-1 OUT SAXPTB : SAXPORT A0-1 REPEAT ABOVE FOR EACH SA SLAVE INITIALIZE SB SLAVES - INITIALIZE AS MASTERS (SINGLE) SBOINT-A MVI A, 16H : F=1, S=1, A7-A5=0 ICW1 OUT SBOPTA : SB0 PORT A0-0 MVI A, 00H : DUMMY ADR ICW2 OUT SBOPTB : SB0 PORT A0-0 MVI A, 00H : DUMMY ADR ICW2 OUT SBOPTB : SB0 PORT A0-0 ICW2 OUT SB0PTB : SB1 PORT A0-0 ICW1 MVI A, 00H : DUMMY ADR ICW2 OUT SB1 PORT A0-1 ICW2 OUT SB1 PORT A0-1 ICW2 OUT SB1 PORT A0-1 ICW2 ICW2 OUT SB1 PORT A0-1 ICW2 ICW2 ICW2 <	SAXINT:	MVI	Α, α	; SEEKEY ICW1
OUT SAXPTB : SAXPORT A0=1 MVI A, 0XH ; SA ID ICW3 OUT SAXPTB : SAXPORT A0=1 MVI A, 0XH ; SAXPORT A0=1 REPEAT ABOVE FOR EACH SA SLAVE INITIALIZE SB SLAVES - INITIALIZE AS MASTERS (SINGLE) SBOINTA MVI A, 16H : F=1, S=1, A7-A5=0 ICW1 OUT SBOPTA ; SB0 PORT A0=0 MVI A, 00H : DUMMY ADR ICW2 OUT SBIPTB ; SB1 PORT A0=0 ICW2 OUT SB1PTA SB1 PORT A0=0 SB1INT: MVI A, 10H : F=1, S=1, A7-A5=0 ICW2 OUT SB1PTA SB1 PORT A0=0 MVI A, 00H : DUMMY ADR ICW2 OUT SB1PTA SB1 PORT A0=1 SA INITIALIZATION KEY		OUT	SAXPTA	; SAXPORT A0=0
MVI A, 0XH SA ID ICW3 OUT SAXPTB SAXPORT A0 = 1 REPEAT ABOVE FOR EACH SA SLAVE INITIALIZE SB SLAVES - INITIALIZE AS MASTERS SB0INTA MVI A, 16H : F=1, S=1, A7-A5=0 ICW1 OUT SBOPTA : SBO PORT A0=0 MVI A, 00H : DUMMY ADR ICW2 OUT SBOPTB : SB0 PORT A0=1 SB1 SB1 SB1 SB1 CW2 OUT SB1 SB1 CW2 OUT SB1 CW2 OUT SB1 SB1 CW2 OUT SB1 CW2 OUT SB1 SB1 CW2 OUT SB1 CW2 OUT SB1 CW2 OUT SB1 CW2 CW2 OUT SB1 CW2 SB1 CW2 CW2 OUT SB1 SB1 CW2 SB1 CW2 CW2 SW2 SW1 A OUT		MVI	A, 10H	; ADR MSB ICW2
OUT SAXPTB : SAXPORT A0 = 1 REPEAT ABOVE FOR EACH SA SLAVE INITIALIZE SB SLAVES - INITIALIZE AS MASTERS (SINGLE) SB0INTA MVI A, 16H : F=1, S=1, A7-A5=0 ICW1 OUT SB0PTA : SB0 PORT A0=0 MVI A, 00H : DUMMY ADR ICW2 OUT SB0PTB : SB0 PORT A0=0 OUT SB1TA : SB1 PORT A0=0 ICW2 OUT SB1TA : SB1 PORT A0=0 ICW2 OUT SB1TA : SB1 PORT A0=0 ICW2 <				
REPEAT ABOVE FOR EACH SA SLAVE INITIALIZE AS MASTERS (SINGLE) SBOINT A SBO PAT A0=0 OUT SBOPTA SBO PORT A0=0 MVI A, 16H F=1, S=1, A7-A5=0 ICW1 OUT SBOPTA SBO PORT A0=0 MVI A, 00H DUMMY ADR ICW2 OUT SBITA SBI PORT A0=1 SB1INT: MVI A, 16H F=1, S=1, A7-A5=0 ICW2 OUT SBITA SBI PORT A0=1 SB1INT: MVI A, 00H DUMMY ADR ICW2 OUT SBITB SBI PORT A0=1 SA INITIALIZATION KEY SAI INITIALIZATION KEY SA 10000 1 34 1020 2 2 5 SA 10000 1 34 1020 10000 2 5 <td< td=""><td></td><td></td><td></td><td></td></td<>				
INITIALIZE SB SLAVES - INITIALIZE AS MASTERS (SINGLE) SB0INT MUI A, 16H : F=1, S=1, A7-A5=0 ICW1 OUT SB0PTA : S80 PORT A0=0 MVI A, 00H : DUMMY ADR ICW2 OUT SB0PTB : S80 PORT A0=1 SB1INT: MVI A, 16H : F=1, S=1, A7-A5=0 ICW2 OUT SB1PTA : S81 PORT A0=0 MVI A, 00H : DUMMY ADR ICW2 OUT SB1PTA : S81 PORT A0=0 MVI A, 00H : DUMMY ADR ICW2 OUT SB1PTB : S81 PORT A0=1 SA INITIALIZATION KEY SAX (ICW1) JUMP TABLE START (H) 0 14 1000 1 34 1020 2 54 1040 3 74 10660 4 94 1080		OUT	SAXPTB	; SAXPORT A0 =1
SB0INT MVI A, 16H : F=1, S=1, A7-A5=0 ICW1 OUT SB0PTA : SB0 PORT A0=0 MVI A, 00H : DUMMY ADR ICW2 OUT SB0PTB : SB0 PORT A0=0 SB1INT: MVI A, 16H : F=1, S=1, A7-A5=0 ICW2 OUT SB1PTA : SB1 PORT A0=0 MVI A, 00H : DUMMY ADR ICW2 OUT SB1PTA : SB1 PORT A0=0 MVI A, 00H : DUMMY ADR ICW2 OUT SB1PTB : SB1 PORT A0=1 SA INITIALIZATION KEY . . SUMP TABLE START (H) 0 14 1000 . . . 1 34 1020 . . 2 54 1040 . . 3 74 1060 . . 5 B4 10A0	REPEAT	ABOVE	FOR EA C H SA	SLAVE
OUT SB0PTA ; SB0 PORT A0=0 MVI A,00H : DUMMY ADR ICW2 OUT SB0PTB : SB0 PORT A0=1 SB1INT: MVI A,16H : F=1, S=1, A7-A5=0 ICW2 OUT SB1PTA ; SB1 PORT A0=1 MVI A,00H : DUMMY ADR ICW2 OUT SB1PTA ; SB1 PORT A0=0 MVI A,00H : DUMMY ADR ICW2 OUT SB1PTB ; SB1 PORT A0=1 SA ICW2 OUT SB1PTB ; SB1 PORT A0=1 SA INITIALIZATION KEY	INITIAL	ZE SB SI	LAVES – INITI	ALIZE AS MASTERS (SINGLE)
OUT SB0PTA ; SB0 PORT A0=0 MVI A,00H ; DUMMY ADR ICW2 OUT SB0PTB ; SB0 PORT A0=1 SB1INT: MVI A,16H ; F=1, S=1, A7-A5=0 ICW2 OUT SB1PTA ; SB1 PORT A0=1 WI OUT SB1PTA ; SB1 PORT A0=1 SA INITIALIZATION KEY	SBOINTA	MVI	A, 16H	; F=1, S=1, A7-A5=0 ICW1
OUT SB0PTB SB0 PORT A0=1 SB1INT: MVI A,16H : F=1, S=1, A7-A5=0 ICW OUT SB1PTA : SB1 PORT A0=0 MVI A,00H : DUMMY ADR ICW2 OUT SB1PTB : SB1 PORT A0=1 SA INITIALIZATION KEY	,	OUT	SBOPTA	; SB0 PORT A0=0
SB1INT: MVI A,16H : F=1, S=1, A7=A5=0 ICW' OUT SB1PTA : SB1 PORT A0=0 MVI A, 00H : DUMMY ADR ICW2 OUT SB1PTB : SB1 PORT A0=1 SA INITIALIZATION KEY		MVI	A, 00H	
OUT SBIPTA ; SBI PORT A0=0 MVI A, 00H ; DUMMY ADR ICW2 OUT SBIPTB ; SBI PORT A0=1 SA INITIALIZATION KEY SAX (ICW1) JUMP TABLE START (H) 1 34 1020 2 54 1040 3 74 1060 4 94 1080 5 84 10A0		OUT	SBOPTB	; SBO PORT A0=1
MVI A, 00H : DUMMY ADR ICW2 OUT SB1PTB : SB1 PORT A0=1 SA INITIALIZATION KEY JUMP TABLE START H 0 14 1000 1 1 34 1020 2 2 54 1040 3 3 74 1060 1 4 94 1080 5	SB1INT:	MVI	A,16H	; F=1,S=1,A7–A5≃0 ICW1
OUT SBIPTB : SBI PORT A0-1 SA INITIALIZATION KEY SAX (ICW1) JUMP TABLE START (H) 1 34 1020 2 54 1040 3 74 1060 4 94 1080 5 B4 10A0		OUT		
SA INITIALIZATION KEY SAX (ICW1) JUMP TABLE START (H) 1 34 1000 2 54 1040 3 74 1060 4 94 1080 5 B4 10A0				
SAX (ICW1) JUMP TABLE START (H) 0 14 1000 1 34 1020 2 54 1040 3 74 1060 4 94 1080 5 B4 10A0		OUT	SB1PTB	; SB1 PORT A0=1
0 14 1000 1 34 1020 2 54 1040 3 74 1060 4 94 1080 5 B4 10A0	SA INITIAL	IZATIO	N KEY	
1 34 1020 2 54 1040 3 74 1060 4 94 1080 5 B4 10A0	SAX	a (IC	W1) JUN	MP TABLE START (H)
1 34 1020 2 54 1040 3 74 1060 4 94 1080 5 B4 10A0	0			
2 54 1040 3 74 1060 4 94 1080 5 B4 10A0	-			
3 74 1060 4 94 1080 5 B4 10A0				
4 94 1080 5 B4 10A0				
5 B4 10A0				
7 F4 10E0	6	0-		

As shown in the cascading section, some housekeeping is required by the service routines to preserve the Fully Nested structure. For the tier 2 inputs which do not have tier 3 8259s, the housekeeping is similar to that shown in Figure 22. Figure 30 shows this format generalized for any tier 2 service routine without a tier 3 8259. The housekeeping for the tier 2 service routines with tier 3 8259s is only slightly more complex. The additional complexity is due to the masking required on the slave itself since the tier 2-tier 3 situation is analogous to the master-slave situation described in the cascading section. In this case, if for example, SB05 is in-service, the M7 and SA76 ISR bits must be reset and SA77 masked off to enable a higher priority input (SB04-SB00) to generate an interrupt. Figure 31 shows the form for the SA76 service routine (labeled SBO in the jump table) which polls tier 3 8259 SB0. Since a PCHL instruction is used to transfer execution to the appropriate SB0 service routine, by way of the jump table at 1200H, a separate return routine is used to end the

interrupt for all SB0 inputs, thus all SB0 service routines should jump to SB0RET when complete. SB0RET restores the masks, executes an EOI, and restores the processor status.






Figure 31. SB0 Housekeeping

The SB1 service routine can be simplified somewhat since it is the bottom priority and no masks need to be changed. Figure 32 shows the SB1 routine. Like the SB0 routine, a PCHL instruction is used to transfer execution, therefore a separate return routine is provided for all SB1 inputs.

The above format can be followed for any number of inputs up to the limit of 512 although once tier 3 8259s are connected to tier 2 8259s above the master 7 input, it becomes necessary to include a section of code in the service routine to mask off and restore the master lower priority inputs.

This application has expanded the presentation of the cascading of 8259s and explained how to easily increase the number of interrupt levels by simply increasing the number of 8259s without adding additional hardware.




Figure 32. SB1 Housekeeping

U.S.

REGIONAL SALES OFFICES

CONCLUSION

This application note has explained the 8259 in detail and gives two applications illustrating the use of some of the numerous programmable features available. It should be evident from these discussions that the 8259 is an extremely flexible and easily programmed member of the Intel[®] MCS 80/85 Family.

Intel Corporation 3065 Bowers Avenue Santa Clara, California 95051 Tel: (408) 246-7501 TWX: 910-338-0026 TELEX: 34-6372

CALIFORNIA Intel Corp.* 1651 East 4th Street Suite 150 Santa Ana 92701 Tel: (714) 835-9642 TWX: 910-595-1114

WESTERN

EASTERN

OHIO Intel Corp.* 8312 North Main Street Dayton 45415 Tel: (513) 890-5350 TELEX: 288-004

*Field Application Location

MID-WESTERN

ILLINOIS Intel Corp.* 1000 Jorie Boulevard Suite 224

Oakbrook 60521 Tel: (312) 325-9510 TWX: 910-651-5881

ATLANTIC

MASSACHUSETTS Intel Corp.* 187 Billerica Road, Suite 14A Chelmsford 01824 Tel: (617) 256-6567 TWX: 710-343-6333

OVERSEAS MARKETING OFFICES

ORIENT

JAPAN Intel Japan Corporation*

Flower Hill-Shinmachi East Bdg. 1-23-9, Shinmachi, Setagaya-ku Tokyo 154 Tel: (03) 426-9261 TELEX: 781-28426

EUROPE

BELGIUM Intel International* Rue du Moulin à Papier 51-Boite 1 B-1160 Brussels Tel: (02) 660 30 10 TELEX: 24814